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ABSTRACT
Balancing trade-offs between several requirements, such as cost, steady-state performance,
transient response, and efficiency is a constant theme in power electronic systems design.
This project develops a comprehensive optimization approach to design the power stage and
feedback controller simultaneously and achieve practical solutions that are ready to imple-
ment. The study is presented through the context of voltage regulator (VR) and voltage
sourced inverter (VSI) design, both of which exemplify power electronic systems under sev-
eral competing performance demands.
A single-objective, multi-constraint structure ensures that all specifications are treated
with equal priority, and that no pass-or-fail specification is unnecessarily optimized. To
maximize the probability of reaching optimality and to obtain a systematic synthesis of
system response with respect to parameters, it is proposed to consider a maximum number
of major parameters as design variables, with a minimal number of preset constants, and
to incorporate power circuit and controller model into one comprehensive model. Compo-
nent parameters are considered discrete and defined by a database. Special challenges to
implement the proposed optimization scheme, such as a large and discrete variable space
and a model that contains discontinuous and indifferentiable functions, are solved by using
stochastic search methods such as genetic algorithms (GA), and model simplification by
linear regression. Two optimization schemes are proposed with different allocations of com-
putational complexity, human expertise, and stochastic uncertainty. They provide flexibility
for practical designers to optimize a system according to specific requirements and situations.
Extensive modeling is performed for both the VR and VSI systems. Model simplification
by linear regression is investigated. Detailed guidelines are described with definitions of
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regression parameters. Regression errors are analyzed and satisfactory accuracy is achieved
by optimizing parameters using GA. Case studies for VR and VSI design using the two
proposed schemes are discussed. Improved design solutions and shortened optimization pro-
cessing time are achieved. Informative analysis treating the optimization system together
with the database is presented.
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CHAPTER 1
INTRODUCTION
This work is motivated by the desire to develop a comprehensive optimization approach for
power conversion systems under several competing performance demands. The emphasis is
on achieving practical design solutions within a short processing time to minimize prototyp-
ing efforts and eliminate iterative procedures. The study is presented through the context of
voltage regulator (VR) and voltage sourced inverter (VSI) design, both of which exemplify
power electronic systems under several transient and steady-state specifications. The work is
presented in the following structure. First, background information and literature review for
VR and VSI design are provided in Chapter 1, followed by a brief description of the proposed
optimization structures in the general form. In Chapters 2 and 3, VR and VSI models are
described in detail. Chapter 4 discusses model simplification using linear regression (LR)
with optimized parameters selected by genetic algorithm (GA). Case studies for VR and VSI
optimal design are presented in Chapter 5 and Chapter 6. Chapter 7 summarizes the work
and discusses implications of computational irreducibility.
1.1 Design Considerations for Power Electronic Systems under
Competing Performance Demands
Balancing trade-offs between several requirements, such as cost, performance, and weight,
is a constant theme in power electronic systems design. Broadly speaking, two alternative
paths are commonly followed based on available resources and/or the specific situation.
Conventional iterative prototyping procedures are suitable in applications where there are
only one or two stringent requirements, and where only a reasonably satisfactory solution
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suffices. The problem can be generalized by (1.1), where Ω represents pre-defined, bounded
variable space, and fi(x) represents requirements. The number of requirements, n, is usually
small.
Find x ∈ Ω, such that: fi(x) ≤ 0 (i = 1, ...n) (1.1)
Figure 1.1 illustrates a generalized flow chart of the solution process: requirements are usu-
ally prioritized first, then, initial parameter values are determined by predicting performance
parameters one by one, starting from the one with the highest priority. Other parameters
are then evaluated based on initial values, and the whole process repeats if specifications
are not all met. Rules-of-thumb, designer’s intuitions, and empirical guidelines are often
needed to initialize the procedure. Certain inputs are assumed to be constants to simplify
the process. Satisfactory solutions are often achieved after a number of iterations, which
could take a long time. Human intervention is an integral part of this type of procedure,
and the solution differs based on the designer’s particular preference or experience.
o
m
j
j
Figure 1.1: Iterative design flowchart
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The second path utilizes optimization algorithms to replace the iteration process. More
variables and specifications can be taken into consideration, and an optimal or near-optimal
solution is achieved. The designer’s expertise is often applied in designing the objective func-
tion, and in choosing and configuring the optimization algorithms. For multiple-specification
problems, the objective function typically assumes the form of (1.2), where the weighting
factors, aj, are determined by a prioritizing process similar to the conventional iterative
method, which requires experiences and preferences of the designer. Certain specifications
are defined as constraints or bounds based on the designer’s perception of the problem.
Multi-objective optimization methods can also be used to create plots or tables to facilitate
the designer’s decision.
f(x) =
n∑
i=1
aifi(x) (1.2)
Both of the above mentioned methods require a subjective evaluation of the impor-
tance/significance of each requirement. The priority structure of all the requirements leads
to optimal or near-optimal solutions that are biased with best performance in only one or
several specifications. Often, a system is under requirements of equal importance, and the
best solution is hard to achieve using either method.
In addition, there are applications where a system is required to satisfy a set of equally
prioritized, competing specifications. The optimization of one requirement will result in
compromised performance in another. For example, voltage regulators that supply power to
loads with fast transients are often required to achieve steady-state and transient specifica-
tions while keeping the cost at minimum. For such a system, optimized transient response
might lead to over-sized capacitors that increase cost, and small inductance that decreases
efficiency. Another example is in voltage sourced inverter systems utilized to convert power
from distributed sources such as generator sets and fuel cells. The inductors in the output
LCL filter need to be carefully designed in order to fulfill all specifications, such as total
harmonic distortion (THD), transient response, power regulation, and cost. Especially, the
inductance has a major impact on the total cost of the VSI. If the cost is minimized, then
the system’s switching frequency will be maximized, and the efficiency will suffer. It is thus
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the interest of this project to optimize such a system in a comprehensive way.
All switch-mode power conversion systems require feedback control systems to maintain
operation. The common design approach divides the controller design and the power circuit
design into two separate stages, largely due to different modeling techniques required to
design the two systems. Power circuit modeling involves mainly time-domain equations and
static analysis, while controller design involves frequency-domain analysis and small-signal
averaging techniques. Iterations between the two design stages are necessary due to the in-
tegrated nature of the whole system. Often, when faced with required performance improve-
ment that could be achieved by altering either the controller or power circuit components,
the decision process becomes ambiguous. Combining these two stages into one comprehen-
sive design process could enable several benefits, such as shortened time-to-market and rapid
re-evaluation of new design parameters.
In the proposed approach, a single-objective, multi-constraint structure ensures that all
specifications are treated with equal priority, and that no pass-or-fail specifications are un-
necessarily optimized. To maximize the probability of reaching optimality and to obtain a
systematic synthesis of system response with respect to parameters, it is proposed to con-
sider all major parameters as design variables with a minimal number of preset constants,
and to incorporate the power circuit and controller model into one comprehensive model.
Component parameters are considered discrete and defined by a database. The objective
function can be defined as either the specification with highest priority or the total material
cost, and can be represented by a look-up table. Human intervention in the initializing
stage can be minimized by creating a preliminary design process. To cope with the discrete
and discontinuous nature of such a system, modeling simplification using linear regression is
performed. Stochastic searching methods such as genetic algorithms are studied.
4
1.2 Computer-aided Optimization for Power Electronics
Computer-aided optimal design of power converters has developed rapidly since the mid-
1970s, thanks to the widespread availability of time-shared computing. In [1–3], the con-
verter weight is minimized using the augmented Lagrangian penalty function over a con-
tinuous variable space. Nonlinear optimization tools have been developed based on this
approach [4,5]. In [6,7], energy density of both the energy source and the power conversion
system is maximized using similar methods. Other works focused mostly on the subject of
optimizing a specific component or subsystem. In [8], optimization software is developed
to study the tradeoffs between BJTs and MOSFETs. Transformer performance optimiza-
tion and automated magnetic design are presented in [9] and [10]. Other examples include
gate drive circuitry optimization [11], cabling optimization [12] and power package design
optimization [13]. In [14], multiobjective evolutionary computing is utilized to select con-
trol parameters based on system performance versus control effort. The above-mentioned
optimization studies are all based on a continuously defined variable space. For practicing
engineers, the effectiveness of this type of method is limited in two aspects. Firstly, many
design variables are discrete in reality, e.g., the number of turns in an inductor winding or
the available capacitance values from vendors. The optimized results are usually rounded to
the nearest practically achievable number, with the assumption that the objective functions
in a power electronics system are “well-behaved,” and that the resulting solution is close to
the optimum. Often, further iterations through simulation or hardware prototyping need to
be performed. Secondly, different parameters for the same component (e.g., a capacitor’s
capacitance, C, and equivalent series resistance, ESR) are either treated as independent
variables or modeled with empirical equations. This may yield a combination that does
not match any particular component in the market. The common practice of taking the
minimum ESR or the maximum capacitance could lead to oversized components.
To achieve more practical results and minimize prototyping iterations, optimization tech-
niques that employ discrete variables were explored. In [15], a single-ended boost power
factor correction converter and the electromagnetic interference filter are optimized. A ge-
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netic algorithm was utilized to search through the component database to achieve minimal
material cost. A cost reduction of 15% was claimed in comparison to a previous design,
although the comparison might not be valid since the designs are not based on the same
variable space. Other discrete-variable optimization examples include optimal tuning of a
PID controller in an automated VR system [16], online tuning of the control parameters
for an induction motor [17], and induction motor parameter identification [18]. GAs are
currently the most widely chosen method for stochastic search, due to their efficiency and
robustness [19]. The above mentioned optimization methods treat the variable space as a
fixed input and focus solely on system modeling and fitness function formulation, despite
the fact that the variable database is a function needed definition in the first place. The
component database is an integral part of the optimization problem formulation. The con-
struction method and the database structure deserve careful study to achieve optimal results.
1.3 Voltage Regulator Introduction
VRs supply power to data processing loads such as CPUs and DSPs. They are composed
of one or more step-down (buck) dc-dc converters with feedback controllers to maintain a
tightly regulated output. Significant development effort for VRs emerged as demands for
faster and more efficient data processing ICs prompted the transition into low-voltage, high-
current operation [20, 21]. Repetitive, large magnitude load transients make VR dynamic
regulation a challenge. Many solutions have been proposed to optimize VR transient re-
sponse [22–28]. However, once the specification has been met, further improvement does not
provide more value. In addition, transient response is only one of many specifications for a
VR. It is the proposition of this work that optimal VR design should focus on the tradeoffs
from all specifications, and the optimality should represent a minimization of the overall
cost, while treating pass-or-fail specifications as constraints.
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1.3.1 Transient performance oriented design
Dynamic voltage regulation during fast load transients has become a pressing issue for VRs
dedicated to low-voltage, high-current devices, due to recent trends in the processor indus-
try to switch rapidly between sleep mode and full-power operation. Compliance with tran-
sient response specification depends on both the output filter components and the controller
characteristics. The most straightforward approach to increase the output capacitance has
become less desirable and even impractical in high power-density cases due to limited board
area and cost. Much research has been conducted for VR load transient analysis in order
to minimize the number of output capacitors [22–28]. Approaches can be generally divided
into two categories. In [29–32], modifications to the basic buck converter topology have been
proposed, while other groups of researchers have focused on developing specialized or more
advanced control techniques [33–37].
High performance CPUs set the most stringent performance requirements for VRs: tight
voltage tolerance during transients with magnitudes as large as 50 A and slew-rate as high as
100 A/µs [38]. Multiphase, interleaved VRs were adopted as a solution to reduce transient
current path inductance without increasing output voltage ripple. By paralleling a number of
converter cells (phases) and phase-shifting their drive signals, the output capacitors operate
at a higher operating frequency than the inductors. Multiphase power converter structure
was first proposed by Casey and Schlecht in 1988 [39]. In 1993 [40], Krein et al. developed
a multiphase, distributed converter was presented for low-voltage applications. Multiphase
VRs have many advantages over their single-phase counterparts, including better thermal
management and packaging flexibility, and have dominated the CPU power supply sector
since 1997. Various multiphase VR control approaches have also been developed to improve
performance [41–44].
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1.3.2 Existing VR optimization methods
Optimizing VRs poses unique challenges. Constraints with equal priority often put con-
flicting demands on the same variable. For example, lower inductance improves transient
response but could result in larger ripple current that degrades the voltage ripple rating.
Higher switching frequency has many benefits including reduced ripple amplitudes and com-
ponent size, but it creates higher switching loss which could affect efficiency. Existing meth-
ods to optimize one or two constraints do not provide solutions for true optimal design.
Few approaches have been developed for comprehensive VR optimization, despite exten-
sive research dedicated to transient response improvement. In [45], a voltage regulator is
optimized for best transient performance using GA. The power stage design and the con-
troller design are decoupled, considering only the output filter components as design variables
that define both subsystems. The objective function mainly includes electrical performance.
In [46], the concept of acceptability boundary curves (ABCs) is presented to optimize VR
output filter for point-of-load (PoL) applications. ABCs bound the feasible regions in the
space of component parameters such as C and ESR, and facilitate best choice selection
from a set of available components. The method only designs the output filter and assumes
a “fast-enough” controller. The first comprehensive VR optimization approach is proposed
in [47]. Several multiphase VR topologies, such as conventional buck, coupled inductor,
and extended duty ratio converter, are examined using a cost-per-watt metric for optimal
design. Transient response is treated as a constraint and the optimal result reflects a good
compromise between cost and efficiency. This method considers only the capacitor cost and
utilized a continuous variable domain.
Currently, the industry divides multiphase and single-phase VR applications empirically.
Multiphase VRs dominate applications with currents larger than about 6 A and a higher
step-down ratio, such as from 12 V to 1 V. At the other end of the spectrum, single-phase
VRs are widely used in applications where simple architecture and low cost are desired, such
as for PoL structures, where the VRs are placed close to distributed loads (microprocessors,
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and FPGAs, etc.). The proposed work treats the number of phases as a design variable to
provide an objective evaluation for applications outside of the two extremes.
1.4 Voltage Sourced Inverter Introduction
1.4.1 Application in distributed generation
As the environment regulation tightens and the transmission and substation infrastructure
age nationwide, the utility industry has been seeing record-high customer demands with
improved reliability. Small-scale power generation is gaining popularity and driving the en-
ergy sector into a new era, where large portions of increases in electrical energy demand
will be met through widespread installation of distributed resources, i.e. distributed gener-
ation (DG) [48–52]. DG generates the electricity in proximity of the load. As a result, DG
can give commercial consumers various options in a wider range of high reliability low price
combinations. In addition, DG could serve multiple functions meeting both the end user and
utility requirements, such as reactive power (Var) compensation, grid stabilization, power
quality conditioner, power factor correction, peak shaving, backup generation, and voltage
reliability enhancement, in a way that is not possible with centralized generation. DG can
operate either in grid-connected mode or islanded mode within a micro-grid as shown in
Figure 1.2 when the utility supply is not available.
Common types of energy sources that can be utilized in DG systems are illustrated in
Figure 1.3. Renewable and more environmentally friendly energy sources such as fuel cells,
energy storage system (ESS), micro turbines, PV arrays, wind turbines and hydro turbines
are common components in DG systems, which help to meet the increasing demand of
electric power and environmental regulations along with conventional synchronous or variable
speed generator sets powered by natural gas or diesel engines. Unlike traditional power
sources such as large generator sets that produce 50/60 Hz directly, most of the above
DGs generate AC power with variable frequency (wind turbines), high frequency (micro-
9
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Figure 1.2: Distributed generation system
turbines), or zero frequency, i.e. direct current (DC) (fuel cells, PV arrays and batteries).
Therefore, power conditioning system are necessary to convert the generated energy into
usable form. The frequency and voltage conversion are mostly achieved by pulse-width
modulated (PWM) voltage sourced inverters. A single three-phase inverter system has the
power range from a few kW up to 1.6 MW based on insulated gate bipolar transistors (IGBT).
Higher power levels can be achieved by paralleling [53]. In comparison to conventional rotary
generators, advanced functions demanded by smart grid and customers such as power factor
correction, Var compensation, power generation on demand and harmonic conditioning can
be implemented by an inverter system with less effort. As a result, more and more inverter
systems have been deployed along with the DGs worldwide.
1.4.2 Three-phase VSI with LCL filter design
Three-phase inverter topology as shown in Figure 1.4 is widely adopted. It consists of six
insulated gate bipolar transistor (IGBT) switches connected with an output LCL filter. The
inverter could either supply a local load, or be connected to a micro-grid or grid. The LCL
filter has the following functions:
• Switching frequency harmonics attenuation. The switching of the inverter is usually
controlled by PWM, which contains harmonics at switching frequency and its multiples.
The LCL filter can attenuate the above distortion and ensure the generation of clean
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Figure 1.3: Common distributed generation energy sources
waveform to the load. In comparison to the L and LC filter, the LCL filter is a
third-order filter and provides -60 dB/decade for frequency in excess of the resonance
frequency.
• Paralleling inductance. When two voltage sources are connected with each other, an
inductor is needed to damp the current surge during paralleling process and ensure the
stability of the power control loop.
 
Figure 1.4: Three-phase VSI with LCL filter
The design and selection of the major power components for a three-phase VSI system
have been conventionally separated. The three-phase, 6-pack IGBT modules have been well
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commoditized. Market is dominated by a few major manufacturers such as Infineon, Mit-
subishi, Fuji, ABB, Semikron, etc. Although the performance of the IGBT modules such
as on-state forward voltage drop, turn-on/off energy charge, and durability from the above
suppliers may vary, the effects on total system performance are not significant. Furthermore,
the suppliers usually have a complete and sophisticated simulation tool, such as SEMISEL
from Semikron, to walk the designer through the IGBT selection process, including cooling
system components such as heat sink and fan. However, such tools require a pre-determined
set of system parameters such as switching frequency and ripple current level. This dictates
that the state-of-practice approach for VSI design follows the iterative procedure as shown
in Figure 1.1.
Due to the wide range of the applications, including a variety of DG sources such as genera-
tor sets and photovoltaic panels, the design process for LCL filter is not as well standardized.
The LCL filter accounts for at least 40% of the weight and cost of the entire system. As
a result, most VSI system design focuses on the LCL filter. The active components such
as IGBTs and controllers, as well as operation variables such as switching frequency, are
decided beforehand. Then, extreme values for filter parameters such as inductances and ca-
pacitances are derived, and then a value within the range is chosen somewhat randomly. Few
attempts were developed to provide systematic guidelines. In [54], an LCL design procedure
based on typical ripple current and reactive power percentage is proposed. The procedure
is not applicable in all VSI configurations, and is for grid-connected VSI only. As a result,
the output voltage THD in stand-alone operation was not considered, even though THD is
a crucial specification for any practical VSI system. In [55], the effect of the DC link voltage
on the filter inductance values, L1 and L2, is studied. Tradeoffs between IGBT parameters
and passive components such as inductors and capacitors are not treated. Neither of the
previously mentioned methods considered the effect of L2 on system stability, despite its
crucial function to system stability when the VSI is connected with sluggish power sources,
such as diesel generator sets.
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Only a few optimization methods were proposed for LCL filter connected with VSI. The
design focus is the LCL filter function. Other parameters are all assumed to be given or
designed separately, including controller parameters. In [56], LCL filter parameters are
optimized by a hybrid of clonal and GA algorithms for a VSI in PV applications. Only
harmonic performances are considered. In [57], a similar approach is proposed with different
optimization algorithms. The objective function is set as the THD of the filter, so it does
not optimize the overall performance of the system.
1.5 Proposed Optimization Structures and Procedure
The proposed optimization method aims to achieve comprehensive modeling and practical
solutions by considering the following guidelines:
• Avoid over-engineering. Treat all pass-or-fail specifications as constraints, not objective
functions.
• Minimize time-to-market, use practical, discrete numbers for both components and
design parameters.
• Consider as many design variables as possible.
• Combine power stage modeling and feedback controller models.
• Reach optimal solution within a reasonable time by simplifying detailed models using
linear regression.
The optimization problem is put into a constrained, nonlinear programming framework
[58], as in (1.3).
Minimize f(x), subject to: x ∈ Ω; hj(x) = 0 (j = 1, ...m); gi(x) ≤ 0 (i = 1, ...n) (1.3)
The resulted optimization problem has some special characteristics such as:
• The variable space, Ω, is sparsely-defined and not convex.
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• Objective and constraint functions are not all continuous, and not all differentiable.
• Computation complexity for evaluating objective and constraint functions is high.
• The total number of possible cases is large even for moderate-sized variable vectors.
Two optimization schemes are proposed and investigated. The first scheme assumes a
preset variable space, i.e. database, that is manually constructed by the designer accord-
ing to specifications. In practice, it is possible that the possible parameters of components
are given beforehand. As shown in Figure 1.5, the critical processes in this structure are
the variable space construction and the optimization algorithm. The variable space con-
struction block relies heavily on the designer’s expertise and experience. A variable space
with carefully chosen candidate components could shorten the optimization duration signif-
icantly. The optimization algorithm takes input from the variable space, evaluates objective
and constraint functions based on system models, and produces the optimal solution for the
designer. The characteristics of comprehensive modeling indicate that a search algorithm
is needed to perform the task. Genetic Algorithms (GAs) are investigated as a promising
candidate.
Variable 
Space 
Optimization 
Algorithm 
Specifications Optimal 
Solutions 
Comprehensive 
Model 
Manual Variable 
Space Construction 
Figure 1.5: Proposed optimization scheme with detailed models
The second scheme takes advantage of a preliminary process, in which the detailed system
models are simplified by linear regression beforehand. Simplified models alleviate compu-
tational complexity and enable useful functions such as variable space reduction. In the
proposed structure, as shown in Figure 1.6, the manually constructed database is reduced to
14
contain only feasible components, based on evaluations conducted through simplified mod-
els. The optimization algorithm then works with a much smaller variable space, and can
interact with either the detailed system model, or the simplified model. The designer can
obtain not only the optimal solution, but also other useful information about the system,
such as a pool of all solutions that met the pass-or-fail specifications. This provides a better
picture of system performance possibilities. In addition, variable space evaluation allows
more freedom for the designer to construct the database, since more components can now
be added to the database without causing a huge increase in computation burden.
Variable 
Space 
Optimization 
Algorithm 
Specifications 
Optimal 
Solution 
and More 
Comprehensive 
Model 
Manual Variable 
Space Construction 
Linear 
Regression 
Simplified 
Model 
Variable 
Space 
Evaluation 
Reduced 
Variable Space 
Figure 1.6: Proposed optimization scheme with model simplification
It should be stressed that the terms “optimal” and “optimization” are not used in this
dissertation as their rigorous mathematical definition. That is, the “optimal solution” is not
guaranteed to be the absolute best solution within the whole variable space. For example,
numerical methods never achieve the true optimal solution due to quantization and other
numerical effects. Many algorithms do not guarantee optimality. From a practical engineer’s
point of view, the “optimal” solution is defined as a solution that is substantially improved
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over the initial parameters and considered good enough for system design and development.
The two proposed schemes manage computation complexity, human expertise, and uncer-
tainty in the system differently, and each has advantages and disadvantages. Together they
provide flexibility in optimal design based on project-oriented situations. Case studies for
both schemes applied to VR and VSI system optimization are described in Chapters 5 and 6.
16
CHAPTER 2
VOLTAGE REGULATOR MODELING
2.1 Power Stage Modeling
The VR models provide constraint function evaluations for the optimization algorithm. The
modeling described in this chapter is synthesized from various established works. Analytical
equations are selected whenever possible for computation efficiency. Input parameters are
confined to information obtainable from manufacturer’s datasheets. Basic voltage-mode
controller is modeled using small-signal techniques. Multiphase VRs are commonly modeled
as an equivalent single-phase buck converter in continuous-conduction mode for both steady-
state and transient analysis [25, 37]. In the following sections, all modeling techniques are
discussed with respect to a single-phase converter. The equivalent single-phase converter
for an n-phase, interleaved converter has the parameters as computed in (2.1). The circuit
diagram of a two-phase VR system with PWM control and parasitic resistances is shown in
Figure 2.1.
Deqv = n ·D
fsw,eqv = n · fsw
Leqv = L/n
Vi,eqv = Vi/n
ILpp,eqv = ILpp
1− n ·D
D
(2.1)
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Figure 2.1: Two-phase voltage regulator with PWM control
2.1.1 Steady-state models
Steady-state performance is characterized by output voltage ripple, Vopp, and total power
loss, Ploss,total. Given ILpp, Vopp is computed from (2.2), with the assumption that the inductor
current ripple waveform is triangular.
Vopp = ESR · ILpp + 2 · ESL
L
· Vin + ILpp
8 · fsw · C (2.2)
The conduction loss in the power stage is composed of losses from ESR, rL, and rdson,
which are calculated by analytical equations as shown in (2.3).
Ploss,ESR = (IC,rms)
2 · ESR
Ploss,RL = n(
Io
n
+
ILpp√
3
)2 · rL
Ploss,Rdson = n(
Io
n
+
ILpp√
3
)2 ·Rdson
(2.3)
Switching-related loss is highly dependent on parasitic capacitance and inductance in-
volved in commutation. These are unknowns to the system before circuit layout is deter-
mined. One of the most widely accepted models [59, 60] is adopted here to provide early
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estimation. The model assumes overlapped current and voltage during commutation, and
the power loss can be calculated by (2.4), where Qg, Ts, and Vgs are all common parameters
from MOSFET datasheets, and kcomm is the commutation number.
Ploss,M =
fswVoILppTs
kcomm
+ fswQgVgs (2.4)
The inductor core loss is modeled based on experimental measurements provided by the
manufacturer. For a given magnetic core type and dimension, the total core loss is modeled
by (2.5) , where m and b are derived using datasheet information, and Bpp = L·ILpp·k-factor.
Figure 2.2 shows an example of inductor core loss data provided by COILTRONICS for
HCF1305 series power inductors. In (2.5), m is equal to the slope of each power loss line, and
b is equal to the intersection with the y-axis, whose values are found by selecting datapoints
from the curves on datasheets. There is extensive literature on improving the accuracy of
models for inductor loss, especially core loss. For optimization purposes, the simple model
adopted here provides enough accuracy without the burden of acquiring a large amount of
information such as inductor core dimensions. If desired, the inductor power loss model can
be further improved to provide higher accuracy.
log(Ploss,core) = m · log(Bpp) + b (2.5)
The overhead power loss, Ploss,oh is modeled as a fixed percentage of the total power for
preliminary estimation at this stage. The efficiency is then η = Vo·Io
Vo·Io+Ploss,total . The whole
circuit satisfies power conservation, i.e. Pin = Ploss,total + Pout, and the actual duty ratio,
D, that is needed to reach the specified Vo is higher than the ideal duty ratio, Dideal =
Vo
Vin
.
The value of D is found by numerical solvers. To define a steady-state measurement of the
system’s performance, the maximum output voltage deviation percentage, Vregu, from the
specified V oideal is solved.
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Figure 2.2: Inductor core loss data copied from HCF1305 datasheet by CoilTronics
2.1.2 Transient response models
During load transients, the VR response is modeled by one of two cases: 1) The duty cycle
is saturated during transients; 2) The duty cycle never runs into saturation. In both cases,
the controller hardware is assumed to be ideal with zero delay time. A threshold inductance,
Lcrit,bw, is computed by (2.6) to determine if a set of variables will produce a response in
Case 1 or Case 2. The output voltage waveform has two peaks during a load transient, as
illustrated in Figure 2.3. The first peak, Vp1, represents passive component characteristics
and appears in both cases. The overshoot (for step-down transients) or undershoot (for
step-up transients) is analyzed by assuming linear waveforms for load and inductor currents.
The load transient current is modeled as a linear function increasing with slewrate SR, hence
the duration of transient is ∆To = ∆Io/SR. The circuit can be represented by Figure 2.4 for
computing Vp1. Equation (2.7) shows the computation for Vp1, where D
∗ is the duty ratio
D for step-up, and (1−D) for step-down transients.
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Lcrit,bw =
Vo
4∆Iofbw
(2.6)
Vp1 =
∆Io
∆To
ESL+ (∆Io + ILpp − ∆T
2
o
2CD∗Tsw
)ESR +
∆To
2C
(ILpp + ∆Io)− ILpp∆T
2
o
2CD∗Tsw
(2.7)
The second peak, Vp2, is analyzed in the same way as for Vp1 in Case 1. Vp2 is calculated
by (2.8) if tp2 > 0, and is zero if tp2 ≤ 0. tp2 is the instant when the output voltage reaches
Vp2. It is computed by (2.9).
Vp2 = (
ILpp
2
) +
ILppESR · C
D∗Tsw
+
D∗Tsw
2C
(∆Io +
∆I2o
ILpp
+
ILpp
4
)− ILppESR
2 · C
2CTsw
− ∆IoTo
2C
(2.8)
tp2 = D
∗Tsw(
1
2
+
∆Io
ILpp
)− ESR · C (2.9)
Vp1 Vp2
Vo
Io
Figure 2.3: Transient waveforms
Figure 2.4: Transient response equivalent
circuit for Vp1
In Case 2, Vp2 is determined by the closed-loop control system. Assuming a constant phase
margin, the relationship between fbw and Vp2 can be modeled using averaged small-signal
analysis techniques [61,62] and inverse Laplace transform. The VR block diagram is shown
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in Figure 2.5, where Gvd(s) and Gcv(s) represent the plant and controller transfer functions,
respectively. The derivation of all transfer functions originates from small-signal analysis. A
common approach is the state-space averaging method, and is briefly described below.
Define state variables as:
x =
vc
iL
 , u =
vin
io

The converter’s state-space representation during time period D · T , i.e. when the first
switching device is conducting, is
v˙c
˙iL
 =
− 1(R+rc)·C R(R+rc)·C
− R
(R+rc)·L −( rLL + rc·R(R+rc)·L)
 ·
vc
iL
+
0 − R(R+rc)·C
1
L
rc·R
(R+rc)·L
vin
io

or
x˙ = A1x+B1u
And during (1−D) · T :
v˙c
˙iL
 =
− 1(R+rc)·C R(R+rc)·C
− R
(R+rc)·L −( rLL + rc·R(R+rc)L˙)
 ·
vc
iL
+
0 − R(R+rc)·C
0 rc·R
(R+rc)·L
vin
io

or
x˙ = A2x+B2u
Perform the small-signal state-space averaging, x = [dA1+(1−d)A2]·x+[dB1+(1−d)B2]·u,
then substitute with perturbation terms, x = X + x˜, u = U + u˜, and d = D + d˜, yields
x˙ = A(X + x˜+ (A1 − A2)d˜(X + x˜+B(U + u˜) + (B1 −B2)d˜(U + u˜)
Taking the partial derivatives and applying the Taylor series, the system can be linearized,
and the small-signal average state-space model for a single-phase buck converter with para-
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sitic resistances is ˙˜vc
˙˜iL
 =
− 1(R+rc)·C R(R+rc)·C
− R
(R+rc)·L −( rLL + rc·R(R+rc)·L)
 ·
v˜c
i˜L
+
 0 − R(R+rc)·C
D
L
rc·R
(R+rc)·L
vin
io
+
 0
Vin
L

Based on this model, the transfer functions can be derived as
Gii =
rcCs+ 1
cLs2 + (rc + rL + rdson)Cs+ 1
Gid =
V+inCs
CLs2 + (rc + rL + rdson)Cs+ 1
Gvd =
Vin(1 + rcCs)
LCs2 + (rc + rL + rdson)Cs+ 1
The load transient duration is assumed to be much smaller than the closed-loop system’s
response time, i.e. ∆To  14fbw , which is valid for most processor loads with fast transients.
The transient response can then be derived by computing the step response of the closed-loop
impedance, and taking the inverse Laplace transform for time domain waveform, as shown
in (2.10), where Zo is the open-loop impedance as in (2.11), and Zo,cl is the closed-loop
impedance, as in (2.12), where Fm represents the PWM transfer function.
v˜o(t) = L
−1(∆Io · 1
s
· Zo,cl) (2.10)
Zo = −rLCLs
2 + (L+ ESR · CrL − ESR · Crdson)s+ rL + rdson
LCs2 + (ESR + rL + rdson)Cs+ 1
(2.11)
Zo,cl =
Zo
GcvGvdFm + 1
(2.12)
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Figure 2.5: Small-signal block diagram
2.2 Controller Modeling
Despite the large number of advanced controllers proposed, basic forms of PID controllers
and hysteretic controllers remain the state-of-practice option for VRs. In this study, the
K-FACTOR approach [63] is adopted for its efficient and accurate design procedure. For
given PM and fbw, one of three types of controllers is designed based on algebraic equations
and the plant’s frequency response. For any given fbw value, one of three types of controllers,
namely, Type I, Type II, and Type III, is selected based on the amount of required phase
boost from the controller. Then, controller parameters, i.e. pole and zero locations, are com-
puted based on a set of algebraic equations and the plant’s frequency response. Required
phase boost is calculated by φboost = PM − φplant − 90◦, where φplant is the plant’s phase
measured at fbw. The three types of controllers and corresponding design procedures are
shown in Table 2.1. Once the controller is designed, the transient waveform in the time do-
main is v˜o(t) = L −1(∆Io · 1s ·Zo,cl). Then, Vp2 is equal to the magnitude of v˜o(t)’s undershoot.
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Table 2.1: Controller design procedures
Controller
Type
I II III
Transfer
Function
Gcv,I =
Kc
s
Gcv,II =
Kc·(1+ sωz )
s·(1+ s
ωp
)
Gcv,III =
Kc·(1+ sωz )
2
s·(1+ s
ωp
)2
Selection
Criteria
φboost = 0
◦ φboost < 90◦ φboost > 90◦
k = tan(φboost
2
+ 45◦)
ωz =
ωbw
k
Design
Procedure
Kplant = gain of
plant at ωbw
ωp = k · ωbw k = tan(φboost4 + 45◦)
Kc =
ωbw
Kplant
G′cv =
1+ s
ωz
s· s
ωp
Then same procedure as
for Type II
K ′ = gain of system
with G′cv at ωbw
Kc = 1/K
′
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CHAPTER 3
VOLTAGE SOURCED INVERTER MODELING
For optimization purposes, the VSI modeling follows similar guidelines as the VR modeling.
Input variables and parameters are all obtainable from manufacturer datasheets. Power
stage models are chosen from established, proven models. Existing controller modeling for
VSI systems with LCL filters lacks practical and systematic design guidelines. In this paper,
the three interactive control loops are analyzed, and small-signal modeling is performed for
all major specifications.
3.1 Power Stage Modeling
3.1.1 Inductor ripple current
For a given IGBT module, L1 has directly impact on system rating. The ripple current, IL1,
flows through the IGBT and is limited by an absolute maximum current. Also, the L1 current
is monitored by the protection circuit, e.g. FPGA (field programmable gate array). When
the current level exceeds a certain threshold, the gate pulses will be shut down immediately.
The correlation between L1 and the ripple current is modeled by simplifying the three-phase
inverter with a single inverter phase leg. The AC output capacitor Cf can be considered
a short circuit at high switching frequency. The simplified circuit is shown in Figure 3.1.
Sinusoidal pulse width modulation (SPWM) is used to generate the switching gate pulses.
It is proven that the inverter using other modulation schemes such as SVPWM (space
vector pulse width modulation) should have similar relationship between ripple current and
inverter parameters and operating conditions. Figure 3.2 illustrates waveforms of gate pulse
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generation and the ripple current. The triangle waveform Vtri at switching frequency fsw is
compared with the modulation signal, masinωt, to generate the gate pulses. The inverter
output Vinv,o shown in the second middle plot has an amplitude of Vdc. Based on the principle
of volt-second balance on inductor, the peak-to-peak ripple current is calculated by (3.1),
where all parameters are described as in Figure 3.2, and ma sinωt ∈ [0, 1]. The product
of ma(1 −ma sinωt) sinωt has maximum value when ma sinωt = 0.5. Thus the worse-case
ripple current is calculated by (3.2). The ripple current is limited by the maximum IGBT
current limit, ICE,max, by ∆ipp/2 + IL1,avg < ICE,max, where IL1,avg = Iload + IC . The load
current, Iload, and capacitor current, IC , are calculated by (3.3), where S is the rated KVA,
PF is the power factor, and Vout is the rated system output voltage.
∆ipp =
Vdc − Vdc ·ma sinωt
2L1
·ma sinωT
=
ma(1−ma sinωt) sinωt
L1fsw
(
Vdc
2
)
(3.1)
∆ipp,0.5T =
Vdc
8L1fsw
(3.2)
Iload =
S · (PF + j√1− PF 2)√
3Vout
IC = Vout · jωC
(3.3)
3.1.2 Total harmonic distortion
a. Harmonic content requirements
The harmonic content of the VSI output, usually measured by total harmonic distortion
(THD), is constrained by a maximum percentage to ensure proper operation of the local AC
load or the grid. THD is defined as (3.4), where h indicates harmonic order, and V1 is the
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Figure 3.1: Simplified VSI circuit for ripple current estimation
 
Figure 3.2: SPWM generation and inductor current waveforms
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wanted fundamental voltage amplitude.
THD =
√√√√√ ∞∑h=2V 2h,rms
V 21,rms
· 100% (3.4)
For grid-connected sources, the harmonic content is usually evaluated based on total de-
mand distortion (TDD), as shown in (3.5), where I1 is the maximum demand load current
(fundamental frequency component) at PCC. , and Ih represents harmonic current ampli-
tudes.
TDD =
√√√√√ ∞∑h=2 I2h,rms
I21,rms
· 100% (3.5)
The voltage and current distortion level of the US power grid is regulated through sev-
eral standards such as UL-1741, MIL-STD-1332b and IEEE Std. 519-1992. For example,
inverters for photovoltaic applications are required by UL 1741 to meet IEEE 1547, which
incorporates IEEE Std. 519. Thus the VSI harmonic content must satisfy IEEE Std. 519-
1992. For standalone operation, the VSI’s harmonic content is specified by voltage THD.
The standard’s voltage distortion specifications for several grid voltage levels are shown in
Table 3.1. The system understudy has an output nominal voltage of 480 V, which corre-
sponds to a maximum THD of 5% for total voltage.
The current distortion limits based on IEEE Std. 519-1992 for general distribution sys-
tems are listed in Table 3.2, where Isc is the maximum short-circuit current at PCC, which
can be calculated from the current limit of the IGBT module for the VSI under study. The
Infineon 900 A IGBT module is used in this inverter system, which has 1800 A repetitive
peak forward current for 1 ms. Thus, the short-circuit current provided by the inverter, Isc,
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Table 3.1: Voltage distortion limit
Bus Voltage at PCC Individual Voltage Distortion Total Voltage Distortion
69 kV and below 3.0% 5.0%
69.001 kV through 161 kV 1.5% 2.5%
161.001 kV and above 1.0% 1.5%
NOTE: High-voltage systems can have up to 2.0% THD where the cause is an HVDC
terminal that will attenuate by the time it is tapped for a user.
Table 3.2: Current distortion limits for 120 V through 69 kV systems
Isc
IL
h < 11 11 ≤ h < 17 17 ≤ h < 23 23 ≤ h < 35 35 ≤ h TDD
< 20 4.0 2.0 1.5 0.6 0.3 5.0
20 < 50 7.0 3.5 2.5 1.0 0.5 8.0
50 < 100 10.0 4.5 4.0 1.5 0.7 12.0
100 < 1000 12.0 5.5 5.0 2.0 1.0 15.0
> 1000 15.0 7.0 6.0 2.5 1.4 20.0
should be no more than 1800√
3
, i.e. 1273 A. The system capacity ratio, Isc
IL
, is approximately
2.9, which corresponds to the first row in Table 3.2. The individual harmonic order, h, is
equal to the fsw
ffun
, where fsw is the gate pulse switching frequency, and ffun is the wanted
fundamental frequency, 60 Hz. With these information, the TDD limit for the system is
determined to be 0.3%.
b. Harmonic attenuation
For PWM controlled VSIs, the output of the IGBT bridge contains high frequency harmonics
due to fast switching. The waveforms and spectrum of the output voltage are shown in Figure
3.3 [64] , where mf represents the ratio between switching frequency and wanted frequency,
ma is the amplitude of the modulation signal, and is equal to modulation depth. Power
filters are required to suppress output harmonics in order to adhere to grid requirements.
Several low-pass filter topologies are available. Third-order LCL filters have the following
advantages compared to first- and second-order L and LC filters in the following aspects [55]:
• Low grid current distortion and reactive power production.
• Attenuation of -60 dB/decade for frequencies in excess of the resonance frequency.
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• Possibility of using a relatively low switching frequency.
To compute output THD and TDD, the three-phase VSI can be simplified as a single-phase
voltage source connected with the LCL filter, as shown in Figure 3.4. The inverter output
voltage, VINV , contains harmonics that could either be computed through real-time Fourier
analysis, or by a pre-established look-up table such as Table 3.3 [64]. To achieve minimal
harmonic contents, mf is usually set to be a multitude of 3. After VINV is determined, the
further attenuated signal is computed based on LCL filter’s transfer functions. Specifically,
for standalone operation, the voltage attenuation is defined by
Vload,h
VINV,h
=
b2s
2 + b1s+ b
a3s3 + a2s2 + a1s+ a
(3.6)
where
b2 = rcCLload
b1 = rcRloadC + Lload
b = Rload
a3 = L1(L2 + Lload)C
a2 = [L1(rc + r2 +Rload) + L2(r1 + r2) + Lload(r1 + r2)]C
a1 = r1(rc + r2 +Rload) + r2rc + rcRload + L1 + L2 + Lload
a = r1 + r2 +Rload
For grid-connected operation, the current attenuation is defined by (3.7). The grid induc-
tance and resistance are determined by the location of the source. For design purposes,
worse-case scenarios are assumed, i.e. Lg = 0, and Rg =0.
IL2,h
VINV,h
=
rcCs+ 1
a3s3 + a2s2 + a1s+ a
(3.7)
31
dc
hLL
V
V )(
)
1.0
0.8
0.6
0.4
0.2
mf
(mf+2)
2mf
(2mf+1) (3mf+2)
1 3mf
h
ma=0.8, mf=15
Harmonics of f1
Figure 3.3: Three-phase SPWM waveforms and harmonic spectrum
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Figure 3.4: VSI LCL filter analysis equivalent circuit
Table 3.3: Harmonic contents for VINV with a large and odd mf that is a multiple of 3
ma 1 mf ± 2 mf ± 4 2mf ± 1 2mf ± 5 3mf ± 2 3mf ± 4
0.2 0.122 0.01 0.116 0.027
0.4 0.245 0.037 0.2 0.085 0.007
0.6 0.367 0.08 0.227 0.124 0.029
0.8 0.49 0.135 0.005 0.192 0.008 0.108 0.064
1.0 0.612 0.195 0.011 0.111 0.02 0.038 0.096
3.1.3 DC bus voltage ripple
The ripple current in L1 creates voltage ripple on the DC bus, Vdc,pp. The maximum ripple
voltage on the DC bus is determined by the DC source. If the DC power is provided by
batteries, then ripple voltage can lead to overcharge, undercharge and micro-cycling, which
are main causes for battery premature aging. Another damaging result of voltage ripple
is battery heating, which can lead to thermal runaway. Thus the voltage ripple needs to
be minimized. For example, a peak-to-peak voltage ripple below 0.5% is recommended by
GNB Industrial Power, Inc., a major battery manufacturer. On the other hand, if a DC-DC
converter provides the DC power, then Vdc,pp is mainly dictated by the inverter control loop’s
bandwidth. In the application addressed in this chapter, a bidirectional DC-DC converter is
connected to the DC bus. The rule-of-thumb limit for such systems, 1%, is set as the limit
for Vdc,pp.
Voltage ripple is a direct function of a given inductor ripple current. For high PWM
switching frequencies, linear waveforms provide accurate estimation. For a current waveform
as shown in Figure 3.5, the voltage ripple across the DC capacitor is equal to the shaded
area s1, i.e. (3.8).
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Vdc,pp =
T
4
· Vdc
8L1fswC
=
Vdc
32L1f 2swC
(3.8)
 
Figure 3.5: Ripple current waveform for DC bus voltage ripple calculation
3.1.4 Output voltage regulation
The maximum attainable output voltage of the whole system, Vo,max, is a function of the
inverter output voltage, VINV , attenuated by the LCL filter, and the maximum DC bus
voltage, Vdc,max. The maximum DC bus voltage is determined by the maximum voltage of
the IGBT module, VCE,max, and is usually set to be much lower than the specified VCE,max
value to compensate for voltage spikes generated through loop inductance. In addition, high
DC bus voltage might result in decreased life expectancy or abrupt failure of the IGBT
module. Another factor to be considered is the grid-connection. Energy from other power
sources might be injected into the DC bus during events of grid un-loading. For example, for
an IGBT module limit, VCE,max = 1200 V, a reasonable DC bus voltage is about 650 V. The
maximum inverter output voltage, VINV,max, is then calculated by (3.9), assuming SVPWM
or SPWM control with a modulation depth of 1. Then, Vo,max can be calculated by (3.6).
To ensure that the system can always reach the rated output voltage, Vo,max > Vload.
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VINV,max = 1.15 · Vdc,max
√
3
2
√
2
= 0.7Vdc,max (3.9)
3.1.5 Power loss
a. IGBT losses
The losses in IGBTs can be characterized into two large groups: switching loss and conduc-
tion loss [65]. High switching frequency causes losses through the charging and discharging
of IGBT’s parasitic capacitance. The power loss for given switching frequency, fsw, is calcu-
lated by (3.10), where Esw,on and Esw,off are energy losses per switching pulse for ON and
OFF cycles, and are calculated by (3.11), where Eon, Eoff are IGBT turn-on/off energy loss
per pulse in joules at Iref , Eo is the IGBT switch-off energy loss per pulse at zero current,
Iph is the RMS current per phase, Iref is the rated current, Vce,sat is the typical saturation
voltage at Iref , Vce,ref is the rated collector-emitter voltage, Vdc is the operating DC link
voltage, and j and n are model adjustment factors provided by manufactures. All the above
mentioned parameters are available through manufactures datasheets.
Pgate = (Esw,on + Esw,off ) · fsw/pi (3.10)
Esw,on = Eon · (
√
2Iph
Iref
)j · Vdc/Vce,ref
Esw,off = Eo + (Eoff − Eo) · (
√
2Iph
Iref
)n · (1
8
− D · PF
3pi
) + Vot · ( 2
2pi
− 1
8
D · PF )
(3.11)
The IGBT’s free-wheeling diode produces switching loss as well. The loss is calculated in
a similar way with readily available parameters as shown in equation (3.12), where s is the
switching loss tolerance factor, q is the switching loss model adjustment factor, and Erec is
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the diode reverse recovery energy loss.
Pdiode = s · Erec · (
√
2Iph
Iref
)q(
Vdc
Vce,ref
) · ffsw/pi (3.12)
The conduction losses can be calculated using an IGBT approximation with a series connec-
tion of DC voltage source representing IGBT on-state zero-current collector-emitter voltage
and a collector-emitter on-state resistance, which is commonly represented by the typical
characteristic curves from the datasheet. As a result, only current and voltage parameters
appear in the equation, as shown in (3.13) and (3.14), where D represent the modulation
index, Vfwd is the diode forward voltage drop, and k and n are adjustment factors.
Pcon,IGBT =
√
(2)Iph · c[(Vce,sat− Vot) · (
√
2Iph
Iref
)k · (1
8
+
D · PF
3pi
) + Vot(
1
2pi
+D · PF
8
)] (3.13)
Pcon,diode =
√
(2)Iph · c[(Vfwd − Vod) · (
√
2Iph
Iref
)n · (1
8
+
D · PF
3pi
) + Vod(
1
2pi
+D · PF
8
)] (3.14)
b. Other Power losses
Other sources of power loss in the circuit include inductor power loss and capacitor ESR
power loss. Inductors for high power levels such as the VSI system under study are usually
costume-made by suppliers. In this case, the inductor power losses for 60 Hz and high
frequency are measured experimentally and provided by the manufacturer. Otherwise, the
core loss modeling can take similar approach as described in section 2.1.1. Conduction losses
for all parasitic resistances are calculated by equations such as (3.15).
Ploss,ESR = (ICE,rms)
2 · ESR
Ploss,RL = (IL,avg)
2 · rL
(3.15)
36
3.2 Inverter Internal Controller Modeling
In a micro-grid, various power sources such as battery inverters, generator sets, and PV
inverters are connected in parallel to share the load. Depending on the control strategy and
dynamics of each power sources, the interconnection impedance will have different impact
on system stability and transient response. The connection with generator sets has unique
challenges. As an illustration, Figure 3.6 shows the response of the engine speed when a
100 kW diesel generator sets was applied with 50 kW step load. The settling time is about
4 seconds. In comparison with utility grid, the time constant of generator sets is much
higher, which results in more sluggish transient response. The controller gain and circuit
parameters of the VSI have to be carefully designed to maintain system stability. To develop
a comprehensive optimization system, the transfer functions for parallel-connected systems
including batteries, inverters, and generator sets are derived.
 
Figure 3.6: Engine power and speed response during 50% step load
Based on the regulated variables at the point of connection (POC) to the grid, the inverter
control can be either current mode or voltage mode regulators. Current-mode regulators are
generally selected for renewable energy source applications such as PV and wind. They rely
on an external stiff voltage source, such as the utility grid, to establish stable frequency and
voltage. The inverter locks the voltage source and controls the current injection to the grid
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to regulate the power output. When the utility grid fails, the PV or wind inverter detects
the failure and trips oﬄine immediately to protect the line repairing workers according to
the anti-islanding requirement by UL-1741 and NEC code. Voltage-mode regulators emulate
generator set control. They regulate the voltage and frequency at the grid interface. The
power generation is controlled by varying frequency and voltage. The VSI system studied in
this chapter utilizes generator sets as the major energy source. Hence the following section
will discuss voltage mode controllers in detail.
In a micro-grid, the main objectives of the ESS (energy storage system) inverter are:
• Grid stabilization: the renewable power generation has a very temperamental nature,
whose power output may vary from zero to full load in a matter of seconds. The
transient response of the generator sets are very sluggish due to the large inertia of the
fuel system and rotating components such as rotor windings. All the above will result
in a microgrid with large frequency and voltage fluctuations. An ESS can stabilize the
microgrid by fast power supplements given the deviation of the frequency and voltage.
• Standalone operation: when the penetration of the renewable power generation is high
enough, the generator sets may be shut down in order to save the fuel. The ESS
system is expected to establish a stiff voltage source for the renewable sources to lock
on. When the energy level runs low, the generator sets will be started to recharge the
ESS.
• Seamless transfer between standalone and paralleling operation: depending on the
availability of the renewable sources, the ESS system may be the only voltage source
in the system (standalone mode), or in parallel with other voltage sources such as
generator sets or utility grid (paralleling mode). The change of the mode of operation
could be multiple times a day, sometimes unpredicted events such as faulty generator
sets or utility grid. Therefore it is essential to design an ESS controller that can enable
the seamless transfer between standalone and paralleling operation.
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The structure of a multi-loop voltage-mode regulator for ESS is shown in the Figure
3.7. The controller utilizes synchronous frame proportional-integral (PI) multi-loop control
scheme. Despite the development of other strategies such as hysteresis and predictive current
regulation (PCR) [66], synchronous frame PI current regulation is still the most common
controller for such a system due to effectiveness and simplicity of implementation.
!"
"
!#$%
&' &(
#&' #&(
!)
*+"
,-.$/01-23-&"&456783-#$%3-83-
9*
"1$8-17/
!178.)34
:3)97.81-
;
<%=>?@
;
<%=>?A
6=&'?@
6=&'?A
<
<
;
;
%
>
?@
%
>
? A
"9--3$84
:3)97.81-
6&
'
?@
6 &
'
? A
*BC
#$%3-83-
D&1.@
&' &( ;4&, #&(#$%3-83-
D&1.@
&'
&'
&( ;4&,
&( ;4&,
"
#&'?.
#&'?E
#&'?>
,@AF!G
#&'?.E>
,@AF!G
!"?.E>
!"?.
!"?E
!"?>
,
<'
@AF!G
!6$%?.E>
!6$%?@A
#&' :3)!"4:3) +
-
#&'?@A
+
-
!"?@A
!="?@A
,@AF!G
#&(?.E>
+
+
+
!="?@A
533@01-H.-@
*7.$84C1@37
!71.@?@
!=6$%?
@
!="?@
!="?@
#&(?@A
CK sL1
1
Cs
16&'?@
sL2
1
)(sZLoad
6&(?@6&'?@
6=&'?@
6&(?@6&(?@
+
_
+_ +
_
+_++
_ !"?@
!"?@
*7.$84C1@37
!"?@
am
#$%3-83-
!6$%?@
!71.@?A
!=6$%?
A
!="?A
!="?A
CK sL1
1
Cs
16&'?A
sL2
1
)(sZLoad
6&(?A6&'?A
6=&'?A
6&(?A6&(?A
+
_
+_ +
_
+_++
_
!"?A
!"?A
*7.$84C1@37
!"?A
am
#$%3-83-
!6$%?A
+_
6"?@
+
+
6"?A
C!
C!
1L!
1L!
_
+
C!
+
_
C!
!71.@?A
!=6$%?A!="?A
s
K
K iV " CK sL1
1
Cs
16&'?A
sL2
1
)(sZLoad
6&(?A6&'?A
6=&'?A
+
_
+ _+
_
!"?A
*7.$84C1@37
!"?A
am
#$%3-83-
!6$%?A
!71.@?@
!=6$%?@!="?@
s
K
K iV " CK sL1
1
Cs
16&'?@
sL2
1
)(sZLoad
6&(?@6&'?A
6=&'?@
+
_
+ _+
_
!"?@
*7.$84C1@37
!"?@
am
#$%3-83-
!6$%?@
0A
0@
!="?@A
#
#=&'?@A
0A
0@
!="?@A
#=&'?@A
!71.@?@
!=6$%?
@
!="?@
!="?@
533@01-H.-@4F!>4I3>19J73G
s
K
K iV " CK sL1
1
Cs
16&'?@
sL2
1
)(sZLoad
6&(?@6&'?@
6=&'?@
6&(?@6&(?@
+
_
+
+
+_ +
_
+_+
+
+
_ !"?@
!"?@
*7.$84C1@37
!"?@
&1.@4"9--3$84I3>19J73
am
#$%3-83-
!6$%?@
!71.@?A
!=6$%?
A
!="?A
!="?A
533@01-H.-@4F!>4I3>19J73G
s
K
K iV " CK sL1
1
Cs
16&'?A
sL2
1
)(sZLoad
6&(?A6&'?A
6=&'?A
6&(?A6&(?A
+
_
+
+
+_ +
_
+_+
+
+
_
!"?A
!"?A
*7.$84C1@37
!"?A
&1.@4"9--3$84I3>19J73
am
#$%3-83-
!6$%?A
+_
6"?@
+
+
6"?A
C!
C!
1L!
1L!
_
+
C!
+
_
C!
!71.@?@
!=6$%?
@
!="?@
!="?@
CK sL1
1
Cs
16&'?@
sL2
1
)(sZLoad
6&(?@6&'?@
6=&'?@
6&(?@
+
_
+_ +
_
+_+
_ !"?@
!"?@
*7.$84C1@37
!"?@
am
#$%3-83-
!6$%?@
!71.@?A
!=6$%?
A
!="?A
!="?A
CK sL1
1
Cs
16&'?A
sL2
1
)(sZLoad
6&(?A6&'?A
6=&'?A
6&(?A
+
_
+_ +
_
+_+
_
!"?A
!"?A
*7.$84C1@37
!"?A
am
#$%3-83-
!6$%?A
6"?@
6"?A
!71.@?@
!=6$%?
@
!="?@
!="?@
533@01-H.-@4F!>4I3>19J73G
CK sL1
1
Cs
16&'?@
sL2
1
)(sZLoad
6&(?@6&'?@
6=&'?@
6&(?@6&(?@
+
_
+
+
+_ +
_
+_+
+
+
_ !"?@
!"?@
*7.$84C1@37
!"?@
&1.@4"9--3$84I3>19J73
am
#$%3-83-
!6$%?@
!71.@?A
!=6$%?
A
!="?A
!="?A
533@01-H.-@4F!>4I3>19J73G
CK sL1
1
Cs
16&'?A
sL2
1
)(sZLoad
6&(?A6&'?A
6=&'?A
6&(?A6&(?A
+
_
+
+
+_ +
_
+_+
+
+
_
!"?A
!"?A
*7.$84C1@37
!"?A
&1.@4"9--3$84I3>19J73
am
#$%3-83-
!6$%?A
6"?@
6"?A
CK sL1
1
6&'?@
6=&'?@
+_
!6$%?@ 6&'?@
CK sL1
1
6&'?A
6=&'?A
+_
!6$%?A 6&'?A
!71.@?@
!=6$%?@!="?@
s
K
K IP " CK sL1
1
Cs
16&'?@
sL2
1
)(sZLoad
6&(?@6&'?@
6=&'?@
+
_
+_+
_
!"?@*7.$84C1@37
!"?@
am
#$%3-83-
!6$%?@
!71.@?A
!=6$%?A!="?A
CK sL1
1
Cs
16&'?A
sL2
1
)(sZLoad
6&(?A6&'?A
6=&'?A
+
_
+_+
_
!"?A*7.$84C1@37
!"?A
am
#$%3-83-
!6$%?A
s
K
K IP "
s
K
K IP "
s
K
K IP "
s
K
K IP "
s
K
K IP "
s
K
K IP "
s
K
K IP "
&,
*,
K,
$%& CC Vv
*,
K,
*1H3-4
L3$3-.861$4
"1$8-1773-
+
+
+
+
!$1-2
0$1-2
V'
f'
*f
*V
0%& GG Vv
-
+
)(sPm'
)(sPL'
DHs "2
1 )(s'(
-
+
)(sPm'
)(sPL'
DHs "2
1 )(s'(
L3$4-18.86$)42.//4
.$@471.@
sT)"1
1
M$)6$3
sg)"1
1
L1%3-$1-
-
+
)(sPref'
s
K
K IP "
Figure 3.7: Single-phase diagram for three-phase voltage-mode regulator
a. Synchronous frame DQ transformation
The transformation is performed in two steps. The a-b-c stationary frame is first transformed
to α-β frame, then to d-q frame. Figure 3.8 shows the relationships of Ia, Ib, and Ic with
respect to Iα and Iβ. The transformation from a-b-c to α-β frame is computed by
Iα
Iβ
 =√2
3
1 cos(−120◦) cos(120◦)
0 sin(120◦) sin(−120◦)


Ia
Ib
Ic

In order to transform from α-β to d-q frame, the angle between d axis and a axis, θ is
found by integrating the inverter frequency (FM) over time. The relationship between the
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Figure 3.8: Vector diagram of α-β
reference frame
 
Figure 3.9: Relationship between α-β
and d− q axes
two frames is illustrated by Figure 3.9, and computed by
Iq = Iβcosθ − Iasinθ
Id = Iαcosθ + Iβsinθ
where
θ =
∫ t
0
2pi · FMdt
Combining the two-step transformation yields
Iα
Iβ
 = Tdq(θ)×

Ia
Ib
Ic
 , and

Ia
Ib
Ic
 = T−1dq (θ)×
Iα
Iβ

b. Three-phase inverter control in DQ frame
As shown in Figure 3.10, the trasformation by Tdq(θ) and T
−1
dq (θ) constructs a synchronous
frame controller that is configured in a cascaded form: an inner loop for the inductor current
(IL1,reg) and an outer loop for capacitor voltage (VC,reg). After the transformation, the final
40
outputs (Vc,dq and IL1,dq) will be either DC or slowly changing. This allows the steady-state
error that is normally associated with the application of PI control to AC quantities [67] to
be eliminated, and also provides independent control of real and reactive power flow.
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Figure 3.10: Three-phase inverter controller in vector format
Using Tdq(θ), the inverter and LCL filter in Figure 3.10 is transformed to a synchronous
frame representation shown in Figure 3.11.
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Figure 3.11: Three-phase inverter controller in synchronous dq-frame scalar format
The reference command V ∗C,rms is formed in the synchronous frame as
41
V ∗C,dq =
V ∗C,d
V ∗C,q
 = V ∗C,rms
cos(φ)
sin(φ)

The I∗L1,dq command will be generated by its outer loop, VC controller. To simplify the sys-
tem, the synchronous frame was randomly aligned with the q-axis, with φ = 0 and V ∗C,d = 0.
The two LCL filter circuits of Figure 3.11 have a few cross-coupling terms between the
d − q frame components: the ωL1 terms cross-coupling with the filter inductor, and the
ωC terms cross-coupling with the capacitors [68]. The above cross-coupling terms can be
compensated in the controller. For example, voltage feed-forward terms [−i∗dωL1 i∗qωL1]T
can compensate for the cross-coupled fundamental voltage drop across the filter inductors,
[idωL1 iqωL1]
T . The necessity of the above compensation depends on the power level and
circuit parameters. As for the 300 kVA three-phase inverter system discussed in Chapter
6, sample parameters are shown in Table 3.4 as an example. The voltage drop iqωL1 can
be as high as 11.4 V, i.e. 2.85% out of reference voltage at full load level, 300 kVA at 0.8
power factor. This is higher than the 1% maximum voltage drop limit usually seen in power
systems, so compensation is necessary.
Table 3.4: Three-phase inverter sample parameters
Parameter Value Unit
Switching frequency, fsw 4 kHz
Nominal DC bus voltage, Vdc 680 V
Rated output voltage, Vout 400 Vrsm
Rated output frequency, ffun 60 Hz
Rated output power, Pload 300 kVA
Rated output phase current, Iload 433 Arms
Filter inductance, L1 75 µH
AC filter capacitor, C 600 µF
To compensate for the cross-coupling of capacitor current [vc,dωC vc,qωC]
T , the capacitor
current commands, [−v∗c,dωC v∗c,qωC]T directly decouple the capacitor current via the filter
inductor current loop. The equivalent system in the synchronous-frame is now a structure
shown in Figure 3.12. The further simplification and design of each of the regulator follows.
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Figure 3.12: Equivalent controller diagram without cross-coupling
3.2.1 Filter inductor current regulation
As shown in Figure 3.12, the innermost L1 current loop gives the voltage reference to the
SPWM modulation, Vinv,dq. The filter inductor current iL1,dq is dependent on the capacitor
voltage VC,dq. To remove the dependency, a simple command feedforward signal, Vc,dq, is
inserted, as shown in Figure 3.13.
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Figure 3.13: Three-phase control block diagram with decoupled Vc and IL1
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The net transfer function as seen by the current loop controller is simply the integral gain
transfer function 1
L1s
[68], and a simple proportional controller with gain of KC is used. The
equivalent inner current loop control is depicted in Figure 3.14.
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Figure 3.14: Inductor current controller in d-q frame
The loop-gain of the current loop is Gi(s) =
KC
L1s
. The bandwidth is approximated equal
to the crossover frequency of ωCi =
KC
L1
. Bode plot of Gi(s) for a switching frequency
of 3100 Hz, and KC of 0.28 is shown in Figure 3.15. The DC gain is very high, which
indicates a zero steady-state error due to the pole at zero frequency. A large phase margin
of 90◦ indicates a first-order response. The closed-loop transfer function is thus expressed by
(3.16). The dynamics is similar to a first-order low-pass filter with cut-off frequency equal
to the bandwidth ωCi.
Gi,cl(s) =
KC
L1s
1 + KC
L1s
=
1
1 + s
Lf
KC
(3.16)
3.2.2 Output capacitor voltage regulation
As shown in Figure 3.13, load current iL2 is fed back to generate filter inductor current
command i∗L1 to remove the dependency of capacitor voltage VC on load current iL2 for fre-
quencies below the bandwidth of inner current loop. The equivalent voltage control diagram
is shown in Figure 3.16 with decoupled current and voltage loops. Assuming that the load
current i2(t) has no significant harmonic content for frequencies aboveωCi, the open loop
44
 
Figure 3.15: Example bode plot of Gi(s)
gain of the entire voltage regulator is computed by (3.17), where Tv represents the trans-
fer function of the voltage controller, Tv = Kp +
KI
s
. Gv has two poles at zero and one
left-half-plane (LHP) pole. Hence the system so far is inherently stable.
Gv(s) =
Tv(s) ·Gi,cl
C · s =
KC(Kps+KI)
C(KC + L1 · s)s2 (3.17)
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Figure 3.16: Capacitor voltage controller in d-q frame
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a. Selective harmonic attenuation for LCL filter
The LCL filter transfer function is calculated by
IL1(s)
Vinv(s)
=
b2s
2 + b1s+ b
a3s3 + a2s2 + a1s+ a
where
a3 = L1LTC
a2 = (L1rC + L1rT + rCLT + r1LT )C
a1 = (L1 + r1(rC + rT )C + rCrTC + LT )
a = r1 + rT
b2 = LTC
b1 = (rC + rT )C
b = 1
LT = L2 + Lg
rT = r2 + rC
The transfer function has two conjugate poles close to the imaginary axis, which could cause
unwanted resonation. To demonstrate, the Bode plot is shown in Figure 3.17. The resonant
point locates around 818 Hz with 43 dB magnitude for heavy loading. Under no load, the
resonant point will move to 753 Hz with 46 dB of magnitude. The resonance does not
pose any problem for ideal situations, where only the switching frequency and its harmonics
exist in the circuit. However, due to non-ideal switching, the harmonic current contains
components at the resonant frequency. The amplification of this component might exceed
1%, and will cause over-current in the system. A first-order low-pass filter is thus added
to attenuate the resonance. The cutoff frequency is set to be a few times lower than the
resonant frequency, such as 2.5 times, i.e. about 300 Hz, in this case. The addition of the
low-pass filter sets an upper limit on the controller’s bandwidth, fbw < fc, which is a function
of L1 and Kc.
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Figure 3.17: Bode plot of LCL filter transfer function
b. Inverter output voltage transient response
The ESS inverter output needs to comply with generator set standards. The electrical
performance is regulated by ISO 8528-5, which classified generator sets into four categories:
G1, G2, G3, G4 and AMC (agreed between manufacturer and customer). For G2 category, a
maximum voltage voltage deviation of 20% is allowed for 100% step load. The ESS inverter
controller with the low-pass filter is shown in Figure 3.18. The transient voltage behavior is
obtained by analyzing the step response of its output impedance, Zo, calculated by
Zo =
GiGLP −Gi + L1s
CL1s2 + CGiGLP s+GvGi + 1
where
Gv = Kp +
KI
s
Gi = KC
GLP =
1
1 + s/ωb
47
 
Figure 3.18: Inverter control block diagram with low-pass filter
3.3 Synchronous Generator Power Generation Control
The objective of the power generation control in an interconnected system is to generate
and deliver power as economically and reliably as possible, while maintaining the voltage
and frequency within permissible limits. Changes in real power affect mainly the system
frequency, while reactive power is less sensitive to changes in frequency and is more dependent
on changes in voltage magnitude. Real and reactive powers are hence controlled separately
by load frequency control (LFC) and automatic voltage regulator (AVR) as shown in Figure
3.19.
GeneratorEngine
Fuel
Fuel Injection
Load Frequency 
Control (LFC)
Frequency 
Sensor
ΔPG , ΔQG
ΔPtie
ΔPC
ΔPV
Gen. Field
Excitation 
System
Automatic Voltage 
Regulator (AVR)
Voltage 
Sensor
Figure 3.19: LFC and AVR diagram for power generation control
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The generator model of (3.18) is obtained by applying the swing equation of a synchronous
machine to a small perturbation, and then taking the Laplace transformation [69]. In (3.18),
Ω is the rotor speed in rad/s, H is the kinetic energy in MJ at rated speed, ∆Pm is the
change of teh mechanical power on the shaft, and ∆Pe is the change of electrical power on
the winding output.
∆Ω(s) =
1
2H · s [∆Pm(s)−∆Pe(s)] (3.18)
The load on the system may consist of a variety of electrical devices, which may or may not be
sensitive to system frequency. The speed-load characteristic of a mixed load is approximated
by ∆Pe(s) = ∆PL(s) + D∆ω, where ∆PL is the non-frequency-sensitive load change, and
D∆ω is frequency sensitive load change, and D is the ratio of percent change in load over
percent change in frequency. The block diagram for generator-load model is shown in Figure
3.20.
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Figure 3.20: Generator and load model
The prime mover is the mechanical power source of the system. There are a number
of possible sources such as hydraulic turbines and gas turbines. In the system discussed
in Chapter 6, the prime mover is diesel generator sets. The model for the engine relates
changes in mechanical power output ∆Pm to changes in the fuel throttle (valve) position
∆PV . An accurate model for the entire engine includes fuel injection, combustion, and
air system including turbo charger. For optimization purposes, detailed mechanical models
are not necessary. The primary interests are controller design and transient response. The
engine is approximated with a single time constant τT , which yields (3.19) [69].
GT (s) =
∆Pm(s)
∆PV (s)
=
1
1 + τT s
(3.19)
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The governor maintains the mechanical and electrical power balance. When a step load
is applied to the generator, the electrical power output exceeds the mechanical power input.
This causes the engine and generator speed to fall. The governor senses the speed drop either
mechanically or electronically, and acts to adjust the fuel throttle or turbine input valve.
The mechanical power output is adjusted such that the speed resumes its original value, or
stabilized at a new steady-state. The speed governor of the diesel engine ranges from the
mechanical rotating flyball (Watt governor) to modern electronic governor. In either case,
it can be broken down into two major parts: speed regulation and command implementation.
In the speed regulation part, there are two types of speed control method: droop control
and isochronous. In droop speed control, as the load increases, the speed of the engine
droops linearly. In comparison, the isochronous speed control regulates the engine to a fixed
speed. For example, the speed will be fixed at 1800 RPM for a 60 Hz system using 2-pole
generators. Droop control can be modeled as a closed-loop controller with proportional
control. Isochronous control can be modeled as a PI controller with transfer function (KP +
KI/s). The governor command can either be sent to a actuator to adjust the fuel injection
for diesel engine, or to a hydraulic amplifier to adjust the steam valve position. The above
command implementation can be modeled as a time constant τg. Equation (3.20) describes
the governor model.
∆PV (s) =
1
1 + τgs
∆Pg(s) (3.20)
Combining the above models results in the complete block diagram of the load frequency
control (LFC) of an isolated diesel generator set as shown in Figure 3.21. All parameters in
the generator set model can be obtained from datasheets, except for KP and KI , which are
design parameters. The closed-loop transfer function for Figure 3.21 is (3.21).
∆Ω
−∆PL(s) =
s(1 + τgs)(1 + τT s)
s(2H · s+D)(1 + τgs)(1 + τT s) +KI + sKp (3.21)
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Figure 3.21: Speed governing system for diesel generator set with isochronous control
3.4 Inverter Power Generation Control
In standalone operation, the inverter voltage reference vector [V ∗C,d VC,q∗] can be set to the
nominal value, such as V ∗C,q = 400 V and V
∗
C,d = 0 V. When the inverter is connected in
parallel with other DGs in the micro-grid, the phase and magnitude of the voltage vector
become control inputs to regulate the power generation. If the power generation is one order
of magnitude slower than the voltage vector control loop, then the equivalent diagram of
the system is shown as Figure 3.22. The system can be considered as a power system with
two buses, where LT is similar to transmission lines with a very high
X
R
ratio. Thus the
real power change ∆P is less sensitive to change in the voltage magnitude, and is much
more sensitive to changes in phase angle δ. Similarly, reactive power is mainly dependent on
voltage magnitude change. Assuming VG stays constant, these relationships can be expressed
as
∆P =
∆δ
XL
|Vi|, ∆Q = ∆V
XL
|Vi|
Power generation control algorithm is selected to be droop control. The droop line for
the ESS inverter is shown in Figure 3.23. The frequency f0 can be adjusted to control the
charging power Pch.
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Figure 3.22: Equivalent inverter diagram for power generation control
 
Figure 3.23: Droop control for ESS inverter
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If the inverter is connected to infinite bus, as shown in Figure 3.24, then the control block
diagram is shown in Figure 3.26. If the inverter is connected in parallel with the generator
set, i.e. grid-connection, as shown in Figure 3.25, then the controller block diagram is shown
in Figure 3.27. The transfer function is (3.22), assuming ∆PL2 = 0.
G(s) =
s(1 + τgs)(1 + τT )
s(Hs+D)(1 + τgs)(1 + τT ) +KI + sKP
, where,
H(s) =
|E1||E2|
x12s
(3.22)
 
Figure 3.24: ESS inverter acting as DG1
connected to infinite bus
 
Figure 3.25: ESS inverter connected
with generator set
 
Figure 3.26: Controller block diagram for infinite bus connection
3.5 Experimental Verification of Models
3.5.1 System description
The modeling results are verified through a three-phase, 300 kVA micro-grid developed by a
company whose trademark is to be kept confidential at this stage of product development.
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Figure 3.27: Controller block diagram for inverter connected with generator set
A one-line diagram of the whole system is shown in Figure 3.28. The micro-grid is composed
of a 300 kVA bi-directional VSI with LCL filter, a ∆/Y0 step-down transformer, three 100
kW diesel generator sets, and one 10 kW photovoltaic panel set. Motorized circuit breakers
(CBBDI) provides over-current protection.
 
Figure 3.28: One-line diagram of three-phase 300 kVA micro-grid
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The circuit diagram for the inverter block is shown in Figure 3.29. The bi-directional VSI
with LCL filter serves as an interface between the 400 V DC battery bank and the three-
phase AC micro-grid. A bi-directional DC-DC converter provides DC voltage transformation
between 400 V DC battery voltage to 675 V DC link voltage. A picture of the VSI is shown
in Figure 3.30. The VSI utilizes a 6-pack IGBT module with an integral heat sink, gate
drivers, sensors, and low-voltage power supplies all pre-sealed in an enclosure. The IGBTs
are rated at 1200 V and 900 A.
 
Figure 3.29: VSI circuit diagram with DC-DC converter and battery bank
 
Figure 3.30: Hardware picture of the three-phase VSI with LCL filter
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3.5.2 Modeling results verification
a. Inductor ripple current
The filter inductor ripple current under operating conditions as shown in Table 3.4 is mea-
sured, with waveforms captured and shown in Figure 3.31. The model in section 3.1.1
predicted an average peak to peak current ripple of 275.75 A in inductor L1. Measured
ripple current showed peak to peak values between 155 A and 300 A, indicating that the
modeled value could represent typical circuit operation.
 
 
Figure 3.31: Filter inductor current waveforms
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b. Inverter efficiency
The inverter efficiency is measured by Yokogawa WT3000 power meter, which has basic
accuracy of ±0.02% of reading. The measured and modeled efficiency values are tabulated
in Table 3.5, and plotted in Figure 3.32. The modeled efficiency is generally higher than
the measured values. The power loss model does not include the overhead power loss for
controller and cooling, and the capacitor ESR losses are not estimated for all the harmonic
currents. Despite the discrepancy, the fitting of the two frequency curves justify the power
loss model as a preliminary design tool to predict system performance.
Table 3.5: Efficiency model verification data
Pin [kW] Ploss [kW] Modeled Ploss [kW] η [%] Modeled η [%]
8.6 2.90 2.77 66.5 68.0
28.8 2.95 2.73 89.8 90.5
57.4 3.00 2.58 94.8 95.5
105.8 3.23 2.86 96.9 97.3
147.8 3.44 3.10 97.7 97.9
 
Figure 3.32: Power loss model verification
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c. Total Harmonic Distortion
The THD model is verified on a 25 kW bi-directional VSI with LCL filter built by Company
A. The inverter parameters are shown in Table 3.6, and the inverter hardware is shown in
Figure 3.33. The THD is measured by the Wide Harmonic Mode using Yokogawa WT3000
power meter. The modeled values and the measurements are shown in Table 3.7. The model
estimation has acceptable accuracy but tends to over-estimate the THD levels since parasitic
inductances are not taken into account.
Table 3.6: Parameters of 3-phase 25kW VSI for THD verification
Prameters Value Units
Switching frequency 4 kHz
Rated output voltage 208 Vrms
Rated output frequency 60 Hz
Rated output power 25 kVA
Rated output phase current 69 Arms
Filter input inductor 150 µH
Filter capacitor, C 300 µF
Filter output inductor 150 µH
Power factor 0.9 —
Table 3.7: THD model verification data
Power Level [kW] THD [%] DC Bus [V] Modeled THD [%]
0 0.28 422 0.3241
4 1.25 405 1.2931
8 1.48 411 1.5522
12 1.56 458 1.6258
16 2.05 580 2.3465
20 2.64 640 3.0123
d. Transient response
Transient response is characterized by output voltage deviation during 100% load current
step. For 20 kW operation, Figure 3.34 shows the output voltage transient response under
100% load step. The green trace is the inverter output voltage RMS value, and the blue
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trace is the load power. The experiment showed 191.75 V voltage droop for 211.4 V nominal
voltage, which is 9.3%. The model described in Section 3.2.2 predicted 10.04% voltage droop.
 
Figure 3.33: Three-phase 25kW VSI
 
Figure 3.34: Transient response waveforms
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CHAPTER 4
MODEL SIMPLIFICATION USING LINEAR
REGRESSION
The model reduction problem for linear and nonlinear systems has been widely studied over
the past decades. Simplified models were used in place of the original complex models and re-
sult in simulations (control) with reduced computational complexity. Most research efforts
focused on model-order reduction, such as Hankel norm approximation [70] and Moment
matching methods [71]. The goal was to preserve vital characteristics of the system’s dy-
namics for controller analysis and design. For the purpose of initial design and optimization,
however, only the static behavior is essential. Particularly, for the proposed optimization
scheme, it is more important to realize rapid evaluation on important performance metrics
than to capture detailed time or frequency domain behavior. Hence, the major goal of model
simplification is to achieve minimum computational effort. This would enable a complete
search over the entire variable space, and provide deterministic guidance for design.
4.1 Linear Regression Introduction
Regression analysis is a statistical tool for the investigation of relationships between variables,
especially the causal effect of one group of variables upon another. Regression techniques
have an extensive range of applications, such as in the field of economic statistics. Linear
regression is an approach to model the relationship between a scalar variable y and one or
more variables denoted X. In linear regression, data are modeled using linear functions,
and unknown model parameters are estimated from the data. Such models are called linear
models. Linear regression is often used to fit a predictive model to an observed data set X
for predicting y. After the predictive model is established based on observed X and y, an
prediction of y can be calculated for a given X without actual observation.
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Given n > k observations of the response variable are available, [y1, y2, ..., yn], a linear
regression model assumes that the relationship between the dependent variable y and the n-
vector of regressors (independent variable) xi is linear. This relationship is modeled through
a so-called “disturbance term” ε— an unobserved random variable that adds noise to the
linear relationship between the dependent variable and regressors. Thus the model takes the
form as
y = Xβ̂ + 
where
y =

y1
y2
...
yn
 , X =

1 x11 x12 · · · x1k
1 x21 x22 · · · x2k
...
...
...
...
...
1 xn1 xn2 · · · xnk
 , β̂ =

βˆ1
βˆ2
...
βˆn
 ,  =

1
2
...
n

The above model remains linear as long as it is linear in the parameter vector β, even
if it can be a non-linear function of regressors or of the data. There are a number of
procedures being used for parameter estimation and inference in linear regression. The
most commonly used is ordinary least squares (OLS), which is simple and computationally
straightforward. The OLS method minimizes the sum of squared residuals, and leads to a
closed-form expression for the estimated value of the unknown parameter β. The sum of
squared residuals is calculated by (4.1), and the estimated parameter βˆ by (4.2).
L =
n∑
i=1
2i = 
′ = (y −Xβ)′(y −Xβ) (4.1)
β̂ = (X
′
X)−1X
′
y = (
1
n
Σxix
′
i
−1
)(
1
n
Σxiyi) (4.2)
Linear regression has been exploited in a variety of electrical engineering topics. In [72],
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linear regression is used to establish empirical model for electromagnetic components, as part
of a hybrid modeling technique to deal with novel devices and materials. In [73], multi-linear
regression models (MLRMs) and machine learning techniques were combined to predict on-
line voltage stability margin. In [74], linear regression is used to calculate in closed form
the inverse mapping parameters at each iteration in order to make faster and more robust
prediction of the next iterates in contrast to other inverse space mapping algorithms, where
artificial neural networks are trained to approximate the inverse space mapping at each it-
eration. Using linear regression to simplify models for optimization purposes is a topic that
has not yet been explored extensively.
4.2 Simulation-based Linear Regression for Model Simplification
To obtain a linear regression model for any system, the data set X and the corresponding
outputs of variable y need to be either measured experimentally or computed by simula-
tion. In the context of optimal design, the regression modeling serves as a prediction tool to
estimate system performance before the physical prototyping process. Thus the regression
data is obtained by simulating existing, detailed system models. The block diagram for the
general regression model generation process is shown in Figure 4.1.
!" #$ xy ˆˆ
!" ,ˆ
Figure 4.1: OLS linear regression process
Even though the regression model represents a linear system, non-linearity needs to be
included in the modeling process to reflect characteristics of the system and obtain accurate
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performance estimation. This is realized by nonlinear transformations of the design variables.
For example, to select appropriate variables as regressors, 1
fsw
might be a better choice for
certain specifications due to the inherent inversely proportional relationships. In addition,
a second-order system might achieve significantly more accurate estimation than a simple
first-order system. To maximize model simplicity, first-order approximations, as shown in
equation (4.3), are considered first. If satisfactory estimation is not achievable by first-order
approximation, then a second-order structure, as shown in equation (4.4), is studied. A
third or higher order system is also an option, but is found unnecessary in both VR and
VSI modeling, since accurate estimations are already obtainable by second-order systems.
In general, third or higher order systems will increase the total number of variables to an
unrealistic extent, such that the computational burden is no longer being lessoned. For
example, for a k-vector variable set X = [x1, x2, · · · , xk], a second-order approximation will
expand the dimension of X for k to (k2 + 3k + 2)/2, as calculated by (4.5) based on (4.4).
yˆ = βˆ0 +
k∑
i=1
βˆixi +  (4.3)
yˆ = βˆ0 +
k∑
i=1
βˆixi +
k∑
i=1
βˆiix
2
i +
∑
i<j
k∑
j=1
βˆijxixj +  (4.4)
knew = 1 + k + k + (1 + 2 + ...+ k)− k = 1 + k + 1
2
k(k + 1) =
1
2
k2 +
3
2
k + 1 (4.5)
4.2.1 Regression procedure
a. Regressor selection
There is no existing or theoretically derivable guideline for regressor selection. A careful
study of the relationships of each variable with regard to the corresponding specification is
important in order to form an accurate model. Partial derivative analysis is a useful tool
to find linear or near-linear relationships. Redundant variables are removed or combined to
eliminate rank deficiency in the variable space. Figure 4.2 illustrates the variable selection
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process, which needs to be conducted manually. Experience and knowledge from the de-
signer are especially beneficial during this stage.
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Figure 4.2: Regressor selection process
b. Variable space partition
For systems with large non-linearity and a wide range of variables, better regression mod-
eling results can be achieved by dividing the whole variable space into a number of smaller
variable spaces (partitions). Metaphorically speaking, this approach is similar to piece-wise
linearization for a 2-D system. If a system contains k variables in X, and each variable’s
range, i.e. [LB UB], is divided into Ndiv portions, then the total number of variable space
partition is equal to (Ndiv)
k, which is derived by the following procedure.
Let
Ω = {if xi ∈, then LBxi ≤ xi ≤ UBxi} i = 1, ..., k
LB = [LBx1, LBx2, ..., LBxk]
UB = [UBx1, UBx2, ..., UBxk]
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The partition yields
LBxi =

LBxi,1
LBxi,2
...
LBxi,Ndiv
 , UBxi =

UBxi,1
UBxi,2
...
UBxi,Ndiv

Then
Ωi,j = {if xi ∈ Ωi,j, then LBxi,j ≤ xi ≤ UBxi,j}
And the variable space becomes
Ω = permutations of

Ω1,1 Ω2,1 · · · Ωk,1
Ω1,2 Ω2,2 · · · Ωk,2
...
...
...
...
Ω1,Ndiv Ω2,Ndiv · · · Ωk,Ndiv

Thus the total number of variable space partition = (Ndiv)
k.
Obviously, a large Ndiv increases computational complexity and might not necessarily im-
prove regression results. In this thesis, only equally spaced partition is discussed; thus, the
number of partitions is the only parameter involved for given variable space upper and lower
bounds. It is possible that unequally spaced partitions might provide better results with less
computational burden. However, the time consumed in designing such a regression model
might not be justifiable for optimization purposes.
c. Data-set formulation
Initialization of the data-set [y,X] is achieved through simulating system models. The
first step is to generate the variable space X. Within a given variable space partition,
Ωp, where p = 1, ..., (Ndiv)
k, the number of observations, denoted Nobv, could be artificially
chosen. Generally speaking, a larger number of Nobv increases the possibility of more accurate
regression results. More discussion on the effect of Nobv can be found in Section 4.3. Each
variable is then generated following normal distributions with equally incremented means,
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µxi,Ωj,m, and pre-determined variance, σxi,Ωj,m, as in equation (4.6). The randomness ensures
that the resulted variable set has a full rank and non-zero Jacobian.
xi,Ωj ∈ [LBxi,j UBxi,j], i = 1, .., k, j = 1, ..., (Ndiv)k
P (xi,Ωj,m) =
1
σi,Ωj,m
e
(− 1
2
(
xi,Ωj,m−µi,Ωj,m
σi,Ωj,m
))2
, m = 1, .., Nobv
(4.6)
The variance σxi,Ωj,m for each variable is set to be a constant portion of the variable’s
means:
σxi,Ωj,m =
xi,Ωj
σX
Thus the value of σX is another regression parameter whose value needs to be determined.
The selection of all regression parameters lacks established guidelines. In addition, it does
not seem likely to be modeled by analytical means. To determine regression parameters that
can lead to optimal regression results, GA is adopted as a practical and useful tool. This is
discussed via the study of VSI model simplification in Section 4.3.
4.2.2 System order selection
This section discusses some preliminary study results performed on VR modeling in order to
demonstrate the significance of selecting the correct system order, i.e. first or second-order.
A first-order system is attempted in this section. For the VR system, linear regression mod-
els are obtained for steady-state and transient specifications separately. For example, the
regression model for output voltage regulation, Vout,error, is computed as follows.
Given the analytical model Vout−error = f(ESR,Rdson, RL, Ton, Qg, Vgs, C, n, ESL), the ele-
ments in the regressors {x1, ...xn} are selected based on existing linear or semi-linear relation-
ships within the feasible or given upper and lower bounds. Assuming all other variables are
constant, it is observed that ∂Vout−error
∂ESR
≈ constant. Similar relationships exist for other vari-
ables such as Rdson,
1
RL
, Ton, Qg ·Vgs, C, 1n , ESL. Let Xreg = [ 1L , ESR,Rdson, RL, Ton, Qg ·Vgs],
and y = Vout,error; then the linear model as shown in (4.3) is derived, where βˆ is the regression
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model parameter vector, and  represents regression residuals.
Vout−error = βˆ ·X +  (4.7)
In X, it is necessary to add a column of ones to account for constant parameters. In addi-
tion, scaling factor is applied such that all variables are within the same order of magnitude,
and a non-zero Jacobian matrix is guaranteed. The variable bounds and VR specifications
for regression calculation are shown in Table 4.1. And the regression results are shown in
Table 4.2. The estimated performance values are then calculated by (4.8), where K is the
scaling factor, Xtrans = [
1
L
, 1
C
, ESR,Rdson +RL, Ton, Qg · Vgs, Tsw].
Table 4.1: Regression parameters for VR model simplification
Variable Lower Bound Upper Bound Unit
L 400 1000 nH
ESR 4 20 mΩ
Rdson 2 8 mΩ
RL 2 10 mΩ
Ton 12 42 ns
Qg · Vgs 30 100 nQV
C 600 1000 nF
Table 4.2: First-order regression results for VR
Parameter Results
β̂V p,up [ 0.1347 −1.2291 0.0032 0.0641 0.0038 0.0116 0.0011 0.1806 ]T
β̂V p,down [ −0.0793 0.0790 0.0120 0.2400 0.0039 0.0121 0.0012 0.1747 ]T
β̂V out,error [ −1.4935 0.0239 0.0002 0.0165 0.0169 0.0380 0.0369 ]T
Kp,up [ 10
−7, 10−4, 100, 1000, 107, 107, 105 ]
Kp,down [ 10
−7, 10−4, 100, 1000, 107, 107, 105 ]
Kout,error [ 10
−6, 1000, 1000, 1000, 107, 105, ]
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V̂p,up = β̂V p,up ·X ◦Kp,up
V̂p,down = β̂V p,down ·X ◦Kp,down
V̂out,error = β̂V out,error ·X ◦Kout,error
(4.8)
In Figure 4.3, output voltage regulation regression modeling residuals are plotted as a per-
centage on a polar system. The plot shows that the majority of residuals fall within 2%
error range. Figure 4.4 displays an error bar plot of the confidence intervals on the residuals
from the regression results. The plot shows prediction intervals that do not contain zero in
red, which indicates that the residual is larger than expected in 95% of new observations.
It is shown that the outliers are a minority of the total observation results, and that linear
regression models based on first-order structure could represent an accurate estimation of
voltage regulation for optimization purpose. However, observing the distribution property
of regression result errors from Figure 4.5, it is suggested that the errors do not follow a
normal distribution. The residuals’ normal distribution is one of the principle assumptions
for linear regression modeling. This suggests that the first-order structure cannot serve as
an accurate prediction tool, even in the case of a small error percentage.
Furthermore, for performances that are more closely governed through feedback con-
trollers, the regression results using first-order structure presented large errors. The polar
plots of linear regression error percentage for all other specifications are shown in Figures
4.6 through 4.9. The maximum error percentage reached about 400%. Clearly, due to the
large number of variables and the dynamic characteristics of VR operation, a second-order
structure is necessary. In addition, other regression parameters such as variable space ranges
and the number of variables have significant impact on estimation accuracy as well. The
impact of these parameters are demonstrated later.
68
  1%
  2%
  3%
  4%
  5%
! : Error Percentage for Regulation
" : Case Number
Figure 4.3: Regression residual polar plot
100 200 300 400 500 600 700
−1.2
−1
−0.8
−0.6
−0.4
−0.2
0
0.2
0.4
0.6
0.8
Residual Case Order Plot for VRM Regulation Regression Results
Re
sid
ua
ls
Case Number
Figure 4.4: Residual case order plot
69
!5 !4 !3 !2 !1 0 1 2 3
0
10
20
30
40
50
60
Regression error percentage [%]
O
c
c
u
re
n
c
e
 c
o
u
n
t
Regression error for VR regulation, from first!order approximation
 
 
Error Histrogram
Normal Distribution Fitting
Figure 4.5: Residual/error distribution fitting
4.3 LR Parameter Optimization Using Genetic Algorithm
4.3.1 Figure-of-merit definition
The parameters for the previously described linear regression process such as Ndiv, Nobv, and
σX have a direct impact on the accuracy of regression modeling results. However there is
no pre-established model or guideline based on which to choose these parameters. Trial and
error method based on intuition could lead to satisfactory results sometimes. For example,
it is sensible to assume that larger values of Ndiv should lead to better accuracy. However,
trial and error methods lack consistency and could be quite time-consuming. In addition,
intuition is not a reliable source of foundation for engineering design. To study the effects
of regression parameters on model estimation results, a figure-of-merit is defined first to
quantitatively measure regression results.
Linear regression assumes normally distributed residual . Therefore, for each variable-
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space partition, Ωp, the computed regression model, yˆp = βˆpX + p, will have
P (p) =
1
σp
e
(− 1
2
(
p−µp
σp
))2
, p = 1, .., (Ndiv)
k
Therefore the values of µp and σp represent a statistical evaluation of the p-th regression
model’s accuracy. To form a figure-of-merit quantity for all (Ndiv)
k residual vectors, it is
assumed that µ¯ = [µ1, ..., µ(Ndiv)k ] and σ¯ = [σ1, ..., σ(Ndiv)k ] are both normally distributed
and independent. Then, µˆ = [µ¯ + σ¯|µ¯ − σ¯] is also normally distributed. Using the normal
distribution fitting technique, the distribution parameters of µˆ can be computed, yielding
µopt and σopt. The flowchart for computing µopt and σopt is shown in Figure 4.10. These two
parameters statistically represent the accuracy of all regression models for a given variable
space. For example, if µopt = 2%, and σopt = 5%, then it can be estimated that about 67%
of the estimation results will be smaller than 5%.
The effects of the three regression parameters, Ndiv, Nobv, and σX , with respect to µopt
and σopt can then be studied systematically. As an illustration, the THD model for the
VSI system is simplified with various regression parameters. Figure 4.11 plots µopt and σopt
versus Ndiv. It shows that the intuition that a higher Ndiv results in better regression model
is correct. However, the curve is not smooth, so it is hard to predict the best time to stop
searching. Figure 4.12 plots µopt and σopt versus Nobv. The curve oscillates, indicating that
the best value of Nobv is hard to find by trial and error method. Figure 4.13 plots µopt and
σopt versus σX , and shows similar trends as in Figure 4.11, except for a outlying point at
the first datapoint. It is worth pointing out that σX is the fraction of variable means, so
a smaller value indicates larger variance for the variable distribution. The three plots only
showed the effect of one parameter at a time, and the interaction of the three would be hard
to predict without established deterministic models.
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Figure 4.12: Regression parameter study, Nobv
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Figure 4.13: Regression parameter study, σX
4.3.2 Optimization process
a. GA introduction
To optimize the regression parameters, algorithms that do not depend on continuously de-
fined variables and derivatives are desired. GA is a promising candidate with good perfor-
mance and speed. GA is a search heuristic that mimics the process of natural evolution.
The algorithm was developed by John Holland and his students and colleagues in the early
1970s. GA requires no initial variable input, and its proven robustness [19] has led to many
applications in power electronics optimization [45]. In [14], a voltage regulator is designed for
optimum transient performance using GAs. The power stage design and the controller design
are decoupled, considering only the output filter components as design variables that define
both subsystems. The objective function mainly includes electrical performance. In [75],
GA is utilized for online tuning of the control parameters for a sensorless induction motor,
while [18] presents the use of GAs for induction motor parameter identification. In [15],
a single-ended boost PFC converter and the electromagnetic interference (EMI) filter are
optimized. Optimal tuning of a PID controller in an automated VR system using GA and
fuzzy logic approach is presented in [76].
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b. Optimization setup
The optimization system is programmed using MATLAB. Its GA Toolbox solves nonlinear
constraint problems using Augmented Lagrangian Genetic Algorithm (ALGA) [77]. Figure
4.14 shows the programming flowchart. The optimization algorithm generates random design
solutions and minimizes the fitness function while satisfying constraints. The fitness function,
i.e. objective function, is chosen as the sum of the three regression parameters, i.e. Nobv +
Ndiv +σX , while the constraints are maximum desired values for the mean µopt and variance
σopt. In this way, the optimization solution will achieve the minimum set of regression
parameters that realize the required accuracy. As the computation complexity increases
dramatically with Nobv and Ndiv, this approach saves computing resources.
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Evaluate Population 
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µopt, σopt
µopt < µmax
&
σopt < σmax
Create New 
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Evaluate Population 
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Figure 4.14: GA optimization of regression parameters
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4.4 Model Simplification Results
4.4.1 VR model simplification
Model simplification is performed for a two-phase voltage regulator for point of load applica-
tion with specifications as shown in Table 4.3. The selected regressors, optimized regression
parameters, and regression residual analysis (figure-of-merit) results are shown in Table 4.4,
where Rtotal = Rdson + RL + ESR. The regression parameters have values with integer
increments such as 1 for Nobv and Ndiv and 10 for σX . The constraint functions are set as
µopt < 0.1% and σopt < 0.1%. The simplified models, i.e. βˆ and the scaling vector K, are
large vectors of numbers and are not printed here for the sake of space. The upper and lower
bounds are chosen such that enough information is provided to represent system behavior,
but not so much as to pose excessive computational demand. In addition, the values of µopt
and σopt are different each time the regression is performed, due to the inherent stochastic
characteristic of the algorithm. The differences have negligible effect on model results.
4.4.2 VSI model simplification
Linear regression is performed on VSI system with full-load configuration as shown in Table
4.5, and variable upper and lower bounds as shown in Table 4.6, for specifications THD,
TDD, and maximum transient voltage deviation, Vtrans. Specifications that do not consume
much computational resource, such as the IGBT average current value, are not simplified.
Furthermore, simplified models for THD and TDD are also computed for 25%, 50%, and
75% load levels. The selected regressors, optimized regression parameters, and regression
residual analysis (figure-of-merit) results are shown in Table 4.7. The simplified models, i.e.
βˆ, are vectors of numbers and are too large to be printed. In addition to the function of
predicting performance, the regressor selection also provides information about the system.
Some regressors selected during the initial stage might need to be eliminated due to their
negligible influence to the output.
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Table 4.3: VR parameters
Parameter Symbol Value
Input Voltage Vi 12 V
Output Voltage Vo 1.5 V
Nominal Load Current Io 60 A
Maximum Transient ∆Io 30 A
Transient duration To 0.1 µ s
Controller Phase Margin PM 60◦
Maximum Parasitic Inductance ESL 12 pH
VR Variable Lower Bound Upper Bound
ESR 4 mΩ 22 mΩ
C 100 µF 1500 µF
RL 1 mΩ 4 mΩ
fbw 300 kHz 1000 kHz
ILpp 10% 90%
Rdson 2 mΩ 7 mΩ
Vgs 2 V 5 V
Qg 15 nC 20 nC
Ts 12 ns 42 ns
Regression Parameter Lower Bound Upper Bound
Nobv 3 5
Ndiv 1 4
σX 10 90
Table 4.4: VR linear regression results
Specification Regressor Nobv Ndiv σX µopt [%] σopt [%]
Vp1,up [
1
L
, 1
C
, Rtotal, Ton, Vgs ·Qg] 3 3 90 18µ 0.0285
Vp1,down [
1
L
, 1
C
, Rtotal, Ton, Vgs ·Qg] 3 3 70 12µ 0.0237
Vp2,down [
1
L
, 1
C
, 1
fbw
, Rtotal, Ton, Vgs ·Qg] 3 5 40 15µ 0.0542
Vp2,up [
1
L
, 1
C
, 1
fbw
, Rtotal, Ton, Vgs ·Qg] 3 5 50 22µ 0.0547
Vopp [
1
L
, 1
C
, 1
fsw
, Rtotal, Ton, Vgs ·Qg] 3 1 40 −3m 0.0569
Vregu [
1
L
, 1
C
, 1
fsw
, Rtotal, Ton, Vgs ·Qg] 3 2 40 −16µ 0.0715
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Table 4.5: Three-phase VSI parameters
Parameter Value Unit
Nominal DC bus voltage, Vdc 675 V
Rated output voltage, Vout 400 Vrms
Rated output frequency, ffun 60 Hz
Rated output power, S 300 kVA
Rated output phase current, Iload 433 Arms
Power Factor, PF 0.8 —
Grid resistance, Rg 0 Ω
Grid inductance, Lg 0 Ω
Table 4.6: VSI linear regression variable upper and lower bounds
VSI Variable Lower Bound Upper Bound Unit
Switching frequency, fsw 1800 5400 Hz
LCL filter inductance, L1 70 300 µH
LCL filter inductance, L2 70 300 µH
LCL filter capacitance, C 100 600 µF
Filter inductor resistance, r1 0.5 3 mΩ
Filter inductor resistance, r2 0.5 3 mΩ
Filter capacitor ESR, rc 1 4 mΩ
Regression Parameter Lower Bound Upper Bound
Nobv 3 5
Ndiv 1 4
σX 10 90
Table 4.7: VSI linear regression results
Specification Regressor Nobv Ndiv σX µopt[%] σopt [%]
Vtrans [
√
L1,
1√
C
,−√Kp] 3 2 80 −3.5µ 0.0624
THD @ full load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 30 −0.7µ 0.0093
TDD @ full load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 90 −2.5µ 0.0165
THD @ 75% load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 30 −0.8µ 0.0095
TDD @ 75% load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 90 −2.1µ 0.0150
THD @ 50% load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 30 −0.1µ 0.0120
TDD @ 50% load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 90 −1.9µ 0.0140
THD @ 25% load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 30 −0.2µ 0.0136
TDD @ 25% load [ 1
fsw
, 1
L1
, 1
L2
, 1
C
, (r1 + r2 + rC)] 3 3 90 −2.5µ 0.0165
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CHAPTER 5
VOLTAGE REGULATOR OPTIMIZATION
A VR system with a predefined database is optimized to achieve minimal material cost
using detailed models and stochastic search algorithms such as GA. The VR to be designed
consists of a synchronous buck converter and a voltage-mode controller, as shown in Figure
5.1. The optimization structure with detailed modeling and a pre-set database is adopted.
The results showed interesting findings and demonstrated the advantages and problems for
this kind of optimization scheme.
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Figure 5.1: Voltage regulator
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5.1 System Description
The design variable vector, x, consists of nine independent variables: C, ESR, rL, fbw
(controller crossover frequency, approximately equal to the bandwidth), ILpp (inductor ripple
current), Rdson, Vgs (MOSFET threshold voltage), Qg (total gate charge), and Ts (sum of rise
and fall time). Switching frequency, fsw, is defined as a function of fbw to ensure valid small-
signal modeling. The objective function is the total cost of the MOSFETs and output filter
components. The inequality constraints, gi(x), include the maximum output voltage ripple,
Vopp,reg, maximum load transient overshoot/undershoot, Vo,reg, and minimum efficiency, ηreg.
Databases of available devices are created for the capacitor, inductor, and MOSFETs. Table
5.1 illustrates portions of the three databases: aluminum, surface-mount capacitors produced
by Panasonic-ECG, Inc., ferrite-core, surface-mount inductors produced by Coiltronics, Inc.,
and MOSFETs from various manufacturers. The capacitor database is augmented to include
parallel-connected capacitor banks. Pricing information was obtained from retailer DigiKey,
Inc., in April, 2010. The databases can be populated according to any particular preference.
Table 5.1: Component database
IAC,max[A] C [µF] ESR [mΩ] Min. Quan. Price[$]
2.5 100 18 3,500 0.495
3 100 9 3,500 0.596
...
...
...
...
...
3.7 560 7 2,000 1.523
Imax[A] L [nH] RL[mΩ] Min. Quan. Price[$]
30 360 1.2 850 1.331
25 560 1.8 950 1.331
...
...
...
...
...
13.5 1500 3.41 600 0.795
Rdson[mΩ] Vgs[V] Qg[nC] Ts[ns] Price[$]
4.4 2.45 33 20 0.491
6 2.1 95 43 0.715
...
...
...
...
...
6.8 2.25 27 13.7 0.363
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Table 5.2: VR parameters
Parameter Symbol Value
Input Voltage Vi 3.3 V
Output Voltage Vo 1.1 V
Nominal Load Current Io 8 A
Maximum Transient ∆Io 7.2 A
Transient duration To 0.36 µs
Duty Ratio D 0.333
Controller Phase Margin PM 60◦
Maximum Inductance ESL 12 pH
Variable Lower Bound Upper Bound
ESR 1mΩ 15 mΩ
C 100µF 1500 µF
RL 0.2mΩ 3.5 mΩ
fbw 50kHz 110 kHz
ILpp 10% 90%
Rdson 3mΩ 7 mΩ
Vgs 0.75V 2.5 V
Qg 10nC 12 nC
Ts 12ns 45 ns
5.2 GA-based Optimization with Detailed Models
To obtain practical solutions, the feasible set Ω is sparsely-defined and hence not convex.
Transient analysis requires small-signal modeling that has no closed-form expression, and the
constraints are highly non-linear. To optimize such a system, algorithms that do not depend
on continuously defined variables and derivatives are investigated. Pattern search (PS) and
genetic algorithm (GA) are promising candidates with good performance and speed. How-
ever, PS showed several limitations. Its performance is very sensitive to the initial guess,
x0. Small variances in x0 could result in no convergence or local minimum. In comparison,
GA requires no initial variable input, and its proven robustness [19] has led to many appli-
cations in power electronics optimization [14,15,18,45,75,76]. GA was chosen as the major
optimization engine, while PS was utilized as a validation tool. The optimization system
is programmed using MATLAB. Its GA Toolbox solves nonlinear constraint problems using
Augmented Lagrangian Genetic Algorithm (ALGA) [77].
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The optimization algorithm generates random design solutions and minimizes the objec-
tive function based on evaluations through detailed converter models. Continuous-discrete
mapping functions (CDMF) are developed and inserted into the ALGA algorithm to ac-
commodate for a discrete searching domain without sacrificing performance. CDMF also
creates necessary coupling between related variables, such as C and ESR, which are other-
wise treated independently. Figure 5.2 shows the simplified GA flowchart with the inserted
CDMF. CDMFs are essentially multi-dimensional quantizers. For capacitor and MOSFET,
a ‘closest-distance criterion’ is utilized for quantization. For example, on the C-ESR plane,
the distance between a GA-generated point (Copt, ESRopt) and any point from the capacitor
database (Ci, ESRi) is defined by Disi =
√
(ESRopt − ESRi)2 + (Copt − Ci)2, and the dis-
cretized result, C∗, is found by C∗ = Ck such that Disk = min(Disi, i = 1, ..., database size),
and ESR∗ = ESRk. This process is illustrated in Figure 5.3. The MOSFET CDMF oper-
ates in the same way, but with 4-dimentional computation. The inductor CDMF is a little
different. First, it builds a subset of the inductor database which includes only inductances
greater than the critical value, Lcrit, to ensure continuous-conduction-mode (CCM) opera-
tion. Then, it performs the same quantization procedure as the capacitor CDMF within the
new subset to find (L∗, r∗L). The CDMF for fbw and ILpp is straightforward. Continuously de-
fined variables are rounded to a desired increment of kinc. For example, kinc is 10 kHz for fbw.
For a given set of specifications, an initial variable vector x based on conventional VR
design procedures is derived. This procedure is performed manually to ensure the feasibility
of the database. The optimization algorithm accepts VR specifications as constraints, then
minimizes the objective function by evaluating designs from the database using detailed
converter models. The optimization space, Ω, is sparsely-defined and hence not convex.
Transient analysis requires small-signal modeling that has no closed-form expression, and
the constraints are nonlinear. To optimize such a system, algorithms that do not depend
on continuously defined variables and derivatives are investigated. Exhaustive search is per-
formed on small variable spaces generated on purpose to reduce runtime. Stochastic search
methods, mainly pattern search (PS) and GA, are studied on more densely defined search
space.
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Figure 5.3: CDMF mapping illustration
Numerous studies are conducted under various VR specifications and application scenarios
to verify functionality, and to identify possible concerns. As an example of functionality,
Figure 5.4 shows optimization results for a typical processor power supply application as
specified in Table 5.2. The load transient current slewrate is varied from 25 A/µs to 225
A/µs for a fixed set of constraints: ηreg = 70%, ∆Vo,reg=100 mV, and Vopp,reg = 2%Vo. Each
design variable is plotted as a bar graph versus the increasing slewrate. It is interesting to
observe that the algorithm keeps the same selection of L and C combination throughout
the load slewrate range, and increases the number of phases as a way to achieve faster
transient response. Setting material cost as the objective function not only facilitates project
budgeting, but also allows a more flexible way of VRM optimization. Within the predefined
variable space, the algorithm automatically identifies the most cost-sensitive element for
a given context and adopts appropriate strategies for optimization. This includes over-
engineering for some loose constraints and adjusting operation parameters, i.e. ILpp and
fbw, to enable the selection of a cheaper component. In all cases, the optimal design entails
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transient responses in Case 1. This verified that pulse-width saturation is indeed the top
choice for cost-effective transient design.
25354555 75 100 125 150 175 200 225
0
2
4
number of phases
25354555 75 100 125 150 175 200 225
0
50
100
fbw [kHz]
25354555 75 100 125 150 175 200 225
0
1
2
ESR [mΩ]
25354555 75 100 125 150 175 200 225
0
500
1000
C [µF]
25354555 75 100 125 150 175 200 225
4
6
Rdson [mΩ]
25354555 75 100 125 150 175 200 225
0
10
20
30
Qg [nC]
25354555 75 100 125 150 175 200 225
4
5
6
total cost [$]
25354555 75 100 125 150 175 200 225
0
5
10
ILpp [%⋅Io]
25354555 75 100 125 150 175 200 225
0
0.2
0.4
RL [mΩ]
25354555 75 100 125 150 175 200 225
0
500
L [nH]
25354555 75 100 125 150 175 200 225
0
1
2
3
Vgs [V]
Current Transient Slew−rate [A/µs]
25354555 75 100 125 150 175 200 225
10
15
20
25
T
s
 [ns]
Current Transient Slew−rate [A/µs]
Figure 5.4: Optimization results for various slewrates
To create a reference for stochastic search performance verification, a sparsely defined data
space was created with 11 inductors, 42 capacitors, 8 MOSFETs, 7 discrete values for fbw
and 9 values for ILpp. This variable region, although small in terms of the number of available
components, has yielded 232,848 designs. Exhaustive search on a PC with Intel Core 2 Quad
CPU takes 128.8932 minutes. Take this as an example, if we double the dimension of each
variable, the number of combinations will increase by 25, and the run time will reach 4124.6
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minutes - about 68 hours. This indicates that exhaustive search, although most accurate, is
not affordable for most real world applications. GA, on the other hand, can reach a good
enough solution within an acceptable time most of the times. For the same small variable
region as introduced above, GA converges to one of the true optimum designs within an
average of 172 seconds. However, the reliability of GA deserves more investigation. Figure
5.5 shows the cost histogram for all designs that satisfied same constraints for a PoL appli-
cation. The marker shows information for the minimum cost: a value of about $2.86 and
a total number of 78 designs. One round of GA search yields a total cost of $3.303, which
is not the true minimum. It is possible to adjust GA parameters to converge to the true
minimum cost, only if the designer is aware of the answer. In addition, GA does not have
the capability to predict multiple minimums. It is debatable whether knowing all possible
minimum solutions is mandatory to a good design.
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Figure 5.5: Histogram of costs for same set of constraints
The performance of PS has also been studied. PS behavior is greatly dependent on pa-
rameter configuration such as initial variable guess, x0, and the poll method. PS does not
explore the global structure of the cost function, and thus can get attracted by any minimum,
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local or global [78, 79]. If an inappropriate x0 is given, PS could produce results far from
global optimum or fail to converge. Combining the two algorithms has yielded good results
for some cases, but failed to achieve true minimum for others. In general, GA is advantages
for applications with cost functions that are not smooth or coercive, since it starts with a
population of variables that are randomly distributed in Ω. This reduces the risk of being
trapped in a local minimum.
In summary, the optimization scheme with detailed modeling and stochastic search method
could provide one set of optimal or near-optimal solutions within an acceptable period of
time. However, little information is provided through the optimization process, such as the
existence of multiple minimums, or the sensitivity of system performance with respect to
the change of one or more variables. The computation burden lies in the optimization algo-
rithm, which necessitates the application of stochastic searching algorithms, and introduces
uncertainty. Human expertise focuses on the selection of the initial database.
5.3 Optimization with Simplified Models and Enumeration
5.3.1 Variable space evaluation and construction
This section studies database evaluation and the possibility of computer generated variable
spaces using simplified models. Variable space evaluation involves simulating the whole
variable space, which is large and unrealistically time-consuming if using detailed models.
However, with simplified models, the computational burden has been moved to the process
of linear regression, which could be performed beforehand. Enumerating a variable space
can be achieved within a short time.
For illustration purpose, Figure 5.6 illustrates the evaluation result of four databases over
their overall performance on two VR specifications: the output voltage deviation, which
indicates steady-state performance, and the maximum output voltage peak/droop during
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load transient. The databases are generated using an algorithm similar to the variable space
generation for LR. Different standard deviation (SD) parameters are set as portions of the
variable mean values, X. For each variable, a range as shown in Table 4.1 is chosen, and
6 evenly spaced values within the range are set to be the means. The generated databases
imitate differences in device tolerances. Without the simplified linear model, the comparison
of such databases is not possible. In Figure 5.6, each histogram represents the distribution
of evaluated system performances based on enumerating all possible combinations. For any
given specification, a simple occurrence count comparison could predict the most promising
database. After the database is chosen, the optimization process then provides optimal re-
sults based on either the fine model or linear model, depending on the size of the database.
The preliminary design process improves objectivity in the solutions, and enables the opti-
mization system to achieve results that are closer to true optimum.
Another illustration of database evaluation is shown in Figure 5.7. In this case, all vari-
ables assume the same range as shown in Table 4.1, with evenly distributed values. The
number of values for each variable (vector length) is increased from 3 to 7, and the per-
centage of cases that satisfied the constraints versus all cases is shown as a stem plot. The
constraints are: steady-state constraint of 10% regulation; and transient constraint of less
than 110% peak voltage overshoot or undershoot. The figure implies that the possibility
of obtaining optimal results does not necessarily increase with an increased database size,
for a given set of upper and lower bounds. In this case, a vector length of 6 showed larger
percentage of “pass versus all” than a vector size of 7. This type of study could prevent the
creation of a larger than necessary database.
The process of variable space generation requires the following sequence of actions:
• Determine lower and upper bounds of all variables.
• Determine distribution profile of initial variable space, such as total number of values,
increments, even or uneven distribution, etc.
• Evaluate database performance.
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Figure 5.6: Database evaluation illustration
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Figure 5.7: Database evaluation illustration
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• Determine guidelines to generate improved databases.
It is conceivable that such a process emulates the development of a new search-based
optimization algorithm, and requires in-depth study on the algorithm convergence, efficiency,
etc. These issues lie beyond the scope of this dissertation.
5.3.2 Optimizable feasible solution set as a design tool
Simplified models expand the function of the optimization system. More information can
be provided in addition to only a single set of optimal solutions. As an example, Optimiz-
able Feasible Solution Set (OFSS) is proposed as an alternative to optimal or near optimal
solutions. OFSS represents the reduced database which contains all feasible solutions ob-
tained by evaluating the whole variable space using simplified models. In this context, a
“feasible” solution is defined as satisfying all constraints. Instead of searching for the min-
imum objective function, the algorithm stores the objective function evaluations and/or
other figures-of-merit and provides informative plots to the designer, who can optimize the
OFSS to obtain one or more sets of candidate solutions. The OFSS contains inaccuracy
from tolerance of the linear regression model. Some feasible solutions might be omitted, and
it might contain unfeasible solution as well. This is mitigated by verifying the candidate
solutions through detailed models. With the help of OFSS, the designer has the opportunity
to observe all possibilities provided by a given set of component databases. Human expertise
is utilized in a more objective way to make decisions in the design process. More flexibility
is achieved since the solution could be chosen according to varying preferences.
A two-phase VR with specifications as shown in Table 5.3 is studied. The variable space
contains a small component database as shown in Table 5.4. The switching frequency has an
increment of 100 kHz, i.e. fsw = [500kHz, 600kHz, · · · , 1000kHz], and the inductor ripple
current has an increment of 10%, i.e. ILpp = [10%, 20%, · · · , 90%]. The inequality con-
straints, gi(x), include the maximum output voltage ripple, Vopp,max = 2%, maximum load
transient overshoot/undershoot, Vtrans,max = 50%, and maximum output voltage steady-
state error, Vout,error,max = 6%. The objective function is the total cost of all priced com-
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Table 5.3: VR parameters
Parameter Symbol Value
Input Voltage Vi 12V
Output Voltage Vo 1.5V
Nominal Load Current Io 60A
Maximum Transient ∆Io 30A
Transient duration To 0.1µs
Controller Phase Margin PM 60◦
Max Parasitic Inductance ESL 12pH
VR Variable Lower Bound Upper Bound
ESR 4mΩ 22mΩ
C 100µF 1500µF
RL 1mΩ 4mΩ
fbw 300kHz 1000kHz
ILpp 10% 90%
Rdson 2mΩ 7mΩ
Vgs 2V 5V
Qg 15nC 20nC
Ts 12ns 42ns
Regression Parameter Lower Bound Upper Bound
Nobv 3 5
Ndiv 1 4
σX 10 90
91
ponents. In addition to evaluating constraint and objective functions, practical designers
are often interested in knowing the “robustness” of the solutions. For example, if a set of
solution is very close to violating one or more constraints, then it might be undesirable even
if it achieves minimal cost. To provide such information, the risk of exceeding constraint is
defined as (5.1) for the j− th set of feasible solution. ˆ is a negative percentage value for all
feasible solution. A value closer to zero indicates larger risk of violating constraint.
ˆj = min(100 · |gi(xj)− gi,max|
gi,max
), (i = 1, 2, 3) (5.1)
Table 5.4: Component database
C [µF] ESR [mΩ] IAC,max[mA] Price[$] Tolerance [+/-%]
770 20 6080 6.89 20
670 21 4510 3.78 20
960 14 4080 8.69 20
680 13 4840 3.78 20
820 12 5040 7.89 20
L [nH] RL[mΩ] Price[$] Series No. K-factor
1000 1.90 2.71 1 0.140
720 2.80 2.62 2 0.615
680 4.50 2.38 3 0.292
680 1.80 3.24 6 0.371
410 0.38 1.84 6 0.368
450 0.47 1.74 7 0.363
510 0.29 1.74 7 0.363
Rdson[mΩ] Vgs[V] Qg[nC] Price[$] Ts[ns]
4.4 2.45 33 0.491 20.0
6.0 2.10 95 0.715 43.0
6.8 2.25 27 0.363 13.7
3.8 2.00 124 0.448 26.8
4.8 2.35 26 0.329 22.5
5.8 1.00 12 1.262 19.0
5.5 2.50 124 0.348 16.8
4.6 2.30 38 0.813 16.0
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The variable space is reduced from containing a total of 52920 combinations to 31205
feasible solutions after simplified model evaluation. To feasible solution set is visualized in
Figure 5.8 as a scatter plot. The x-axis represents the risk of exceeding constraint, ˆ, and
the y-axis is the total cost. The cluster with lowest cost lies very close to zero ˆ, while only
slightly higher cost will move away from zero ˆ by as much as 30%. If budget allows, choosing
a solution with a slightly higher cost might be a better choice. Due to the small size of the
component database, the total cost clusters around three regions. Thus the 31205 feasible
solutions can be easily reduced further. For example, setting a maximum cost of $8, and a
maximum ˆ of 35% yields a solution set with 4479 elements, which can be easily verified and
optimized further using detailed models.
−70 −60 −50 −40 −30 −20 −10 04
6
8
10
12
14
16
18
20
22
Risk of exceeding constraint, zero−passing indicates exceedance [%]            
To
ta
l c
os
t [
$]
Feasible solution set distribution     
Slightly higher cost,
lowered risk Lowest cost,high risk
Figure 5.8: Optimizable feasible solution set distribution for VR
In summary, the two proposed optimization schemes as introduced in Section 1.5 are ap-
plied to a VR system with the design goal of achieving minimal material cost. With detailed
modeling and the application of stochastic search algorithms such as GA, an optimal solu-
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tion or near optimal solution can be obtained within a reasonable time for project initiation.
With simplified modeling, optimizable feasible solution set serves as a design tool to reveal
useful information of the VR system. Variable space is reduced to a smaller size that can be
exhaustively evaluated using detailed models. Due to possible estimation errors produced
by the simplified models, some feasible solutions might be omitted from the OFSS, and the
OFSS might contain unfeasible solutions as well. The possibility of such occurrences can
be minimized by improving linear regression model accuracy, and by verification through
detailed models.
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CHAPTER 6
VOLTAGE SOURCED INVERTER OPTIMIZATION
A VSI with LCL filter as shown in Figure 6.1 (omitting controllers) is optimized for maximum
efficiency. In distributed generation applications, it is possible that the load fluctuates over
a wide range frequently. Thus the optimal design considers four load conditions ranging
from 25% full load to full load. First the optimizable feasible solution set is computed and
analyzed for full load condition. Then the optimal solution set considering all four load
levels is obtained. The VSI system has a preset database for inductors and capacitors, and
a 6-pack commercial IGBT module.
 
Figure 6.1: VSI circuit diagram with DC-DC converter and battery bank
6.1 System Description
The design variable vector, x, consists of 8 variables: filter inductors L1 and L2, filter capac-
itor C, inductor series resistance, r1 and r2, capacitor ESR, rc, capacitor voltage regulating
controller proportional gain, Kp, and the switching frequency, fsw. The objective function is
the efficiency, η. The total cost of the system is not a concern for this particular application,
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since all components within the database have very similar cost. Inequality constraints, gi(x),
include maximum total harmonic distortion for standalone operation, THDmax, maximum
total demand distortion during grid-connection, TDDmax, and maximum voltage deviation
during 100% load step, Vtrans. System specifications are shown in Table 6.1, and the database
is shown in Tables 6.2 and 6.3. The inductor database contains measured total loss under
four incremental frequencies, provided by the supplier of Company A. The capacitor includes
parallel-connected banks.
Table 6.1: Three-phase VSI parameters
Parameter Value Unit
Nominal DC bus voltage, Vdc 675 V
Rated output voltage, Vout 400 Vrms
Rated output frequency, ffun 60 Hz
Rated output power, S 300 kVA
Rated output phase current, Iload 433 Arms
Power Factor, PF 0.8 —
Grid resistance, Rg 0 Ω
Grid inductance, Lg 0 Ω
Constraint Value Unit
THDmax 5 %
TDDmax 3 %
Vtrans,max 5 %
6.2 Optimizable Feasible Solution Set for Rated Power Operation
As introduced in Section 5.3.2, the optimizable feasible solution set is a useful tool to observe
system characteristics. The OFSS for VSI under full load condition is formed using simplified
models. The database yields a total of 14400 cases, and the OFSS contains 6564 feasible
solutions. The risk of exceedance, ˆ, for each solution is also calculated. The distribution
plot of all solutions in OFSS is shown in Figure 6.2. The plot indicates the existence of
multiple maximum, as well as a pretty high efficiency overall.
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Table 6.2: Inductor database
Inductance [µH] Resistance [mΩ] Total Loss [W] Frequency [kHz]
1.26 501 2
1.03 436 3
75 0.94 379 4
1.25 372 5
1.12 425 2
0.96 408 3
100 1.05 364 4
0.97 359 5
1.21 431 2
1.18 385 3
125 1.07 456 4
1.14 337 5
1.37 337 2
1.30 373 3
150 1.23 374 4
1.19 348 5
1.29 331 2
1.36 406 3
175 1.30 374 4
1.27 352 5
1.54 406 2
1.44 374 3
175 1.39 352 4
1.36 338 5
1.62 413 2
1.46 361 3
200 1.41 342 4
1.39 331 5
Table 6.3: Capacitor database and other variables
Capacitance [µF ] 100 150 200 250 300 2× 100 2× 150 2× 200 2× 250 2× 300
ESR [mΩ] 2.0 2.3 3.1 3.9 3.3 2.0/2 2.3/2 3.1/2 3.9/2 3.3/2
Mininum Maximum Increment
fsw[Hz] 2000 5000 1000
Kp 2 100 10
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Figure 6.2: Optimizable feasible solution set distribution for VSI full load
The OFSS can be used to provide useful information about database components’ effect
on system design. As an example, the histogram of feasible solutions with respect to each
variable, as well as the efficiency, are plotted in Figure 6.3. The frequency subplot shows
that as frequency increases, the total number of feasible solutions increases as well. This
indicates that a higher switching frequency might enable more freedom in choosing compo-
nents within a given database. On the other hand, the plot for L2 shows that the second
inductor has little effect on the total count of feasible solutions. This might indicate that the
inductor database could be extended with more inductance values to achieve better optimal
result. Overall, the distribution plots have no heavily clustered or near empty bins. Such a
database can be considered to be well designed for the given specifications and constraints.
For example, if a component contains a feasible count much lower than the others, then that
component does not contribute to the optimization problem, and might need to be removed
to improve optimization efficiency. As a demonstration, the ESR of the 600 µF capacitor
is hypothetically increased 10 times. The resulted histogram is shown in Figure 6.4. As
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expected, this capacitor has a total feasible count of zero, and can be removed from the
database.
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Figure 6.3: Variable-specific distribution of OFSS for full load operation
6.3 Efficiency Optimization for Fixed Power Level
If the VSI is to be operated at a fixed power level most of the time, then the optimization
can be performed separately. The optimization results at 25%, 50%, 75% and 100% rated
load power levels are described and discussed as follows.
• Full load
At the rated load level of 300 kVA, the OFSS yielded 10 optimal solution sets at η =
98.68%, as shown in Table 6.4. Obviously, the hardware components remain the same, and
the multiple optimum is caused by the controller parameter Kp, which does not affect ef-
ficiency, but only the transient response. The difference between the 10 optimal solutions
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Figure 6.4: Variable-specific distribution of OFSS for demonstration
is only visible through V trans, which is the risk of exceedance for transient response. This
might serve as a guideline for choosing one solution to implement.
Table 6.4: Optimal solutions at full load
L1 L2 C r1 r2 ESR Kp fsw THD TDD V trans
[µH] [µH] [µF ] [mΩ] [mΩ] [mΩ] — [Hz] [%] [%] [%]
150 150 400 1.37 1.37 1.55 2 2000 -13.24 -91.84 -8.40
150 150 400 1.37 1.37 1.55 12 2000 -13.24 -91.84 -57.31
150 150 400 1.37 1.37 1.55 22 2000 -13.24 -91.84 -71.72
150 150 400 1.37 1.37 1.55 32 2000 -13.24 -91.84 -75.92
150 150 400 1.37 1.37 1.55 42 2000 -13.24 -91.84 -74.51
150 150 400 1.37 1.37 1.55 52 2000 -13.24 -91.84 -69.42
150 150 400 1.37 1.37 1.55 62 2000 -13.24 -91.84 -61.68
150 150 400 1.37 1.37 1.55 72 2000 -13.24 -91.84 -51.91
150 150 400 1.37 1.37 1.55 82 2000 -13.24 -91.84 -40.52
150 150 400 1.37 1.37 1.55 92 2000 -13.24 -91.84 -27.80
• 75% load
At 75% load of 225 kVA, the OFSS contains 4,769 solutions, and the maximum achievable
efficiency decreased slightly to 98.23%. The the 10 solution sets are shown in Table 6.5. The
100
scatter plot of the corresponding OFSS is shown in Figure 6.5. A larger sized capacitor has
to be chosen to achieve maximum efficiency at this power level.
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Figure 6.5: Optimizable feasible solution set distribution for VSI 75% load
• 50% load
At 50% load of 150 kVA, the OFSS contains 4,698 solutions, and the maximum achievable
efficiency decreased to 97.35%. At maximum efficiency, the 10 solution sets are shown in
Table 6.6. This set contains the same components as the 75% loading, but with decreased
THD and TDD. The scatter plot of the corresponding OFSS is shown in Figure 6.6, which
shows a much smaller number of optimal points.
• 25% load
At 25% load of 75 kVA, the OFSS contains 4,573 solutions, and the maximum achievable
efficiency decreased to 94.65%. Observing the distribution plot, Figure 6.7, the cluster with
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Table 6.5: Optimal solutions at 75% load
L1 L2 C r1 r2 ESR Kp fsw THD TDD V trans
[µH] [µH] [µF ] [mΩ] [mΩ] [mΩ] — [Hz] [%] [%] [%]
150 150 600 1.37 1.37 1.65 2 2000 -41.46 -2.44 -21.07
150 150 600 1.37 1.37 1.65 12 2000 -41.46 -2.44 -60.44
150 150 600 1.37 1.37 1.65 22 2000 -41.46 -2.44 -70.87
150 150 600 1.37 1.37 1.65 32 2000 -41.46 -2.44 -71.92
150 150 600 1.37 1.37 1.65 42 2000 -41.46 -2.44 -67.83
150 150 600 1.37 1.37 1.65 52 2000 -41.46 -2.44 -60.37
150 150 600 1.37 1.37 1.65 62 2000 -41.46 -2.44 -50.47
150 150 600 1.37 1.37 1.65 72 2000 -41.46 -2.44 -38.72
150 150 600 1.37 1.37 1.65 82 2000 -41.46 -2.44 -25.47
150 150 600 1.37 1.37 1.65 92 2000 -41.46 -2.44 -11.01
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Figure 6.6: Optimizable feasible solution set distribution for VSI 50% load
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Table 6.6: Optimal solutions at 50% load
L1 L2 C r1 r2 ESR Kp fsw THD TDD V trans
[µH] [µH] [µF ] [mΩ] [mΩ] [mΩ] — [Hz] [%] [%] [%]
150 150 600 1.37 1.37 1.65 2 2000 -40.94 -1.57 -21.07
150 150 600 1.37 1.37 1.65 12 2000 -40.94 -1.57 -60.44
150 150 600 1.37 1.37 1.65 22 2000 -40.94 -1.57 -70.87
150 150 600 1.37 1.37 1.65 32 2000 -40.94 -1.57 -71.92
150 150 600 1.37 1.37 1.65 42 2000 -40.94 -1.57 -67.83
150 150 600 1.37 1.37 1.65 52 2000 -40.94 -1.57 -60.37
150 150 600 1.37 1.37 1.65 62 2000 -40.94 -1.57 -50.47
150 150 600 1.37 1.37 1.65 72 2000 -40.94 -1.57 -38.72
150 150 600 1.37 1.37 1.65 82 2000 -40.94 -1.57 -25.47
150 150 600 1.37 1.37 1.65 92 2000 -40.94 -1.57 -11.01
higher efficiency values contains much less solution sets. Table 6.7 shows the 10 solution
sets, which contain different L1 and C values then the other two load levels.
Table 6.7: Optimal solutions at 25% load
L1 L2 C r1 r2 ESR Kp fsw THD TDD V trans
[µH] [µH] [µF ] [mΩ] [mΩ] [mΩ] — [Hz] [%] [%] [%]
175 150 500 1.29 1.37 1.95 2 2000 -40.86 -1.44 -10.12
175 150 500 1.29 1.37 1.95 12 2000 -40.86 -1.44 -57.99
175 150 500 1.29 1.37 1.95 22 2000 -40.86 -1.44 -72.06
175 150 500 1.29 1.37 1.95 32 2000 -40.86 - 1.44 - 75.98
175 150 500 1.29 1.37 1.95 42 2000 -40.86 - 1.44 -74.34
175 150 500 1.29 1.37 1.95 52 2000 -40.86 - 1.44 -69.05
175 150 500 1.29 1.37 1.95 62 2000 -40.86 - 1.44 -61.12
175 150 500 1.29 1.37 1.95 72 2000 -40.86 -1.44 -51.18
175 150 500 1.29 1.37 1.95 82 2000 - 40.86 - 1.44 - 39.63
175 150 500 1.29 1.37 1.95 92 2000 - 40.86 - 1.44 - 26.76
In summary, for a given database, lower power level operation poses more stringent hard-
ware requirement, and will decrease the total number of feasible solutions, as illustrated in
Figure 6.8. It is thus critical for the designer to understand the load profile of the VSI to
decide on an optimization strategy.
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Figure 6.7: Optimizable feasible solution set distribution for VSI 25% load
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Figure 6.8: Power level versus percentage of feasible solutions
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6.4 Efficiency Optimization over All Power Levels
In distributed generation applications, the load usually fluctuates over a wide range fre-
quently. One common way to optimize power conversion systems with a load profile is the
weighted objective function, i.e. weighted efficiency, as shown in (6.1). The VSI discussed
in previous sections is optimized for various combinations of the four load levels, as shown
in Table 6.8, where w1 is full load efficiency weight factor, w2 75% load, w3 50%, and w4
25%. These are typical combinations found in practical load profiles for VSI in micro-grid
connections.
ηtotal =
n∑
i=1
wiηi (6.1)
Table 6.8: Combinations of weight factors
w1 [%] 25 10 17 33 5
w2 [%] 25 40 33 33 45
w3 [%] 25 40 17 17 45
w4 [%] 25 10 33 17 5
The optimization process is straightforward: first the intersection of OFSS for the four
load levels is found, and then the maximum efficiency solutions are located. One set of
solutions is found for all load profiles studied and is listed in Table 6.9. This is probably due
to the limited size of the variable space, and the discrete nature of the obtainable efficiency
values. On the other hand, this solution set coincides with the optimal result found for 25%
load condition only. As a crude design approach, the optimal result for low power levels will
have a high possibility of being an optimal, or near-optimal solution for higher power levels.
All the above results are obtained from simplified models. Based on regression tolerance
analysis as shown in Section 4.4.2, the prediction accuracy is good enough for preliminary
study purposes. Even when using detailed models, estimation errors still exist. If strin-
gent analysis requires the use of detailed models, it is still beneficial to reduce the original
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Table 6.9: Optimal solutions for weighted total efficiency
L1 L2 C r1 r2 ESR Kp fsw η100% η75%P η50% η25%
[µH] [µH] [µF] [mΩ] [mΩ] [mΩ] — [Hz] [%] [%] [%] [%]
175 150 500 1.29 1.37 1.95 2 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 12 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 22 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 32 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 42 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 52 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 62 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 72 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 82 2000 98.66 98.22 97.33 94.65
175 150 500 1.29 1.37 1.95 92 2000 98.66 98.22 97.33 94.65
database to the much smaller OFSS. The slight risk of missing some feasible solutions is
justifiable in the case of a large variable space and heavy computation burden.
6.5 Maximum Acceptable Tolerance and Sensitivity Analysis
In practice, both physical components, such as inductor and capacitors, and configuration
parameters, such as switching frequency, have tolerance levels. The effect of component tol-
erance on performance needs to be characterized for design implementation. Common toler-
ance analysis methods include worse-case study and statistical tools. For a given database
and predefined optimization problem, the proposed optimization scheme could be reconfig-
ured to estimate the maximum acceptable variable tolerances. This will provide information
for practical engineers as to what tolerance level is acceptable in choosing commercial devices.
Component tolerance could be added to a given set of optimal solution to form a virtual
database for analysis purpose. As a starting point, tolerance analysis for THD specification is
performed for the full load optimal result described in Section 6.3. The optimal solution with
maximum Kp is selected. The tolerance range is set as ±100%. For each variable, assuming
all other variables have the ideal optimal value, the tolerance threshold that leads to the
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first THD specification exceedance, i.e. THD > 5%, can be found easily by reconfiguring
the optimization program. The results are shown in Table 6.10, with all values rounded to
the nearest integer percentage. Note that the variables not listed did not create any THD
violation, and hence can accept pretty large tolerance level. It is shown that THD is much
less sensitive to L2 than to L1 and C, and switching frequency accuracy also has a critical
impact.
Table 6.10: Tolerance threshold
Variable Threshold tolerance
L1 -24%
L2 -173%
C -23%
fsw -12%
The above results do not provide any practical guideline, since the assumption that only
one variable has tolerance at a time is not true. However, the results provide useful informa-
tion on the significance of each variable and the initial state for further study. In practice,
one or more components’ tolerance could be determined beforehand. It is then possible to
use the optimization framework to estimate the maximum tolerance for other variables. As
an example, the maximum acceptable tolerance for L1 is obtained with several sets of given
tolerance levels for switching frequency and capacitance, while assuming all other variables
accurate. The process contains two steps:
• Create virtual database with the capacitor and switching frequency expanded according
to given tolerance and step size.
• Perform direct search with the objective of finding the minimum L1 tolerance level
that resulted in zero THD specification exceedance. The initial tolerance value is set
based on results from Table 6.10, such as 24% in this case.
The results are shown in Table 6.11. The study mainly focuses on L1 and C, the two most
critical variables related to THD and the total cost. The switching frequency tolerance of
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0.003% is based on a FPGA with 64 MHz clock and a switching frequency of 2 kHz, so the
tolerance is 2000/64M ≈ 0.003%. The table serves as a reference for designers to select
component tolerances according to pricing or other considerations without violating design
specifications. In this particular case, it suggests a constant sum of about 25% for the maxi-
mum tolerance of L1 and C. Similar analysis could be performed to other specifications and
form a larger-scaled look-up table.
Table 6.11: Maximum acceptable tolerance
Case 1 Case 2 Case 3 Case 4 Case 5
Capacitance tolerance [%] ±2 ±5 ±10 ±15 ±20
Switching frequency tolerance [%] ±0.003 ±0.003 ±0.003 ±0.003 ±0.003
Inductance tolerance [%] ±22 ±19 ±15 ±10 ±4
In addition to component tolerance, sensitivity analysis can also be performed utilizing the
optimization framework. Optimal solutions under gradually tightened THD specifications, as
well as the maximum efficiency, are shown as bar graphs in Figures 6.9 and 6.10, for full load
and 25% load operations, respectively. Tight THD specifications require larger inductance
for L1, which occurs at 3% THD specification for full load operation, and 2.5% for light load.
When THD specification becomes even tighter, the optimal solutions present an increase in
L2 inductance as well, and a decrease in capacitance for both cases. In addition, a 2% THD
requirement necessitates an increase in switching frequency for both cases, and a subsequent
lowered efficiency.
In summary, utilizing information produced by the optimizable feasible solutions set, the
designer obtains much more information than only one set of optimal solution. The power
conversion system and any given set of databases can be investigated as a whole system,
leading to useful understanding of system-specific design guidelines such as risk of exceeding
specifications, component elimination, and acceptable tolerance levels.
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Figure 6.9: Sensitivity analysis for varying THD at full load
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Figure 6.10: Sensitivity analysis for varying THD at 25% load
109
CHAPTER 7
CONCLUSIONS
Two optimization schemes are proposed and investigated to achieve comprehensive and
practical optimal design solutions for power electronic systems under several competing per-
formance demands. Iterations in the initial design stage and subjective prioritization of
design objectives are eliminated. Extensive modeling combining power stage and feedback
control is performed for voltage regulator (VR) and voltage sourced inverter (VSI) systems.
Both are characterized by having multiple performance demands with equal importance,
most of which are pass-or-fail specifications. The VR exemplify systems with a large input
variable space and relatively simple modeling complexity, while the VSI system contains
more complex models and a smaller design variable space. Model simplification for the pur-
pose of optimization is realized by linear regression. Regression parameters are optimized
by genetic algorithms (GA) to achieve better estimation accuracy.
The two proposed optimization schemes, as shown in Figures 7.1 and 7.2, have differ-
ent allocations of computational complexity, human expertise, and stochastic uncertainty.
These are represented by the computer, human, and dice icons on the Figures. In the first
scheme, the variable space formulation relies heavily on human expertise, while the opti-
mization algorithm encounters computation complexity from detailed modeling. Stochastic
search shortens processing time but leads to uncertainty in the solution. In addition, most
optimization algorithms provide only one set of optimal or near-optimal solutions at a time.
This limits the possibility of exploring important characteristics of the power conversion
system and the database together.
The second optimization scheme manages the three components differently. By removing
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the uncertainty in the stochastic optimization algorithm and relocating to less critical tasks,
such as linear regression model simplification, a more systematic and objective decision is
possible for system design. The simplified models enable evaluation of the entire variable
space. For any given set of constraints, an optimizable feasible solution set (OFSS) is formed.
The power conversion system and the given database can be analyzed as one system by ex-
tracting useful information from the OFSS. Multiple optimal solutions are easily visible.
The utilization of human expertise to further optimize the system based on OFSS, instead
of speculating initial variable values, enables better system design.
In summary, the proposed optimization schemes provide new options for power electronic
system design, in addition to existing iterative design and optimization approaches. Es-
pecially for power conversion systems under several competing performance demands, the
proposed methods enable improved design solutions by eliminating the need for artificial
prioritization. The two schemes offer flexibility for practical designers to optimize a system
according to specific requirements and situations, while none could be considered superior
to the other. Although the second scheme provides much more informative and objective
solutions, the extra process of model simplification needs to be justified. It is more suitable
for situations where a system needs to be designed repeatedly according to different specifi-
cations. On the other hand, if the optimization is only to be performed once for a specific set
of constraints, then the first scheme should suffice. Although there exists a minimum total
resource needed to optimize any given system, enhanced design solutions, useful analysis
results, and shortened processing time during optimization could be achieved by managing
computational complexity, human expertise, and stochastic uncertainty in a new way.
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APPENDIX A
MATLAB SCRIPT EXAMPLES
A.1 Linear Regression Parameter Optimization for VSI THD
A.1.1 Top level
% Optimize regression parameter by GA
% non-nested version, top level
% VSI THD
% Yingying Kuai, 2012, UIUC
clear all
close all
%clc
tic
%%
gaoptions = gaoptimset(@ga);
gaoptions = gaoptimset(gaoptions,...
’MutationFcn’, @mutationadaptfeasible,...
’CreationFcn’, @gacreationlinearfeasible,...
’CrossoverFcn’, @crossoverarithmetic,...
’TolCon’, 1e-2, ’TolFun’, 1e-2,...
’PopulationSize’, 12, ’Generations’, 20);%,...
%’PlotFcns’, @gaplotrange);
LB = [0 0 0];
UB = [1 1 1];
[var_opt,sigma_opt] = ga(@REGOPT_THD_fitness, 3, ...
[],[],[],[], LB, UB,...
@REGOPT_THD_constraint, gaoptions);
time = toc/60
%% post processing
% Nvar Ndiv sigmaX
LBreal = [3 1 10];
UBreal = [8 6 90];
range = diag(UBreal-LBreal);
% convert normalized variables back
Nvar_Ndiv_sigmaX = Nvar_Ndiv_sigmaX*range + LBreal;
% round up to get integer
Nvar = round(Nvar_Ndiv_sigmaX(1))
Ndiv = round(Nvar_Ndiv_sigmaX(2))
sigmaX = round(Nvar_Ndiv_sigmaX(3))
sigma_opt
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A.1.2 Constraint function
% CONSTRAINT function for
% Regression parameter optimization for VSI THD
% variables: [1/fsw, 1/L1, 1/L2, 1/C, (r1+r2+rc)]
% Yingying Kuai, 2012, UIUC
function [h, heq ] = REGOPT_THD_constraint(Nvar_Ndiv_sigmaX)
%% VSI parameters
S = 300e3; % VA rating [VA]
Vout = 400; % output voltage[V]
PF = 0.8; % power factor
wfun = 2*pi*60; % fundemantal frequency
Iload = S/(sqrt(3)*Vout);
P = S*PF;
Q = S*sqrt(1-PF^2);
Rload = P/(3*Iload^2);
Xload = Q/(3*Iload^2);
Lload = Xload/wfun;
% THD calculation parameters
Vinv_fun = 0.612; % fundamental before attenuation
Vinv_har = [0.195;
0.195;
0.011;
0.011;
0.111;
0.111;
0.02;
0.02;
0.038;
0.038;
0.096;
0.096]’; % harmonics before attenuation for ma = 1
%%
% Nvar Ndiv sigmaX
LBreal = [3 2 40];
UBreal = [5 4 50];
range = diag(UBreal-LBreal);
% convert normalized variables back
Nvar_Ndiv_sigmaX = Nvar_Ndiv_sigmaX*range + LBreal;
% round up to get integer
Nvar = round(Nvar_Ndiv_sigmaX(1));
Ndiv = round(Nvar_Ndiv_sigmaX(2));
sigmaX = round(Nvar_Ndiv_sigmaX(3));
%%
% [fsw, L1, L2, C, r1, r2, rc]
LB_wh = [30 100 100 200 1 1 4];
UB_wh = [50 400 400 600 3 3 8];
LB_fsw = zeros(Ndiv,1);
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UB_fsw = zeros(Ndiv,1);
LB_L1 = zeros(Ndiv,1);
UB_L1 = zeros(Ndiv,1);
LB_L2 = zeros(Ndiv,1);
UB_L2 = zeros(Ndiv,1);
LB_C = zeros(Ndiv,1);
UB_C = zeros(Ndiv,1);
LB_r2 = zeros(Ndiv,1);
UB_r2 = zeros(Ndiv,1);
LB_r1 = zeros(Ndiv,1);
UB_r1 = zeros(Ndiv,1);
LB_rc = zeros(Ndiv,1);
UB_rc = zeros(Ndiv,1);
for di = 1:Ndiv
LB_fsw(di) = LB_wh(1)+(di-1)*(UB_wh(1)-LB_wh(1))/Ndiv;
UB_fsw(di) = LB_wh(1) + di*(UB_wh(1)-LB_wh(1))/Ndiv;
LB_L1(di) = LB_wh(2)+(di-1)*(UB_wh(2)-LB_wh(2))/Ndiv;
UB_L1(di) = LB_wh(2) + di*(UB_wh(2)-LB_wh(2))/Ndiv;
LB_L2(di) = LB_wh(3)+(di-1)*(UB_wh(3)-LB_wh(3))/Ndiv;
UB_L2(di) = LB_wh(3) + di*(UB_wh(3)-LB_wh(3))/Ndiv;
LB_C(di) = LB_wh(4)+(di-1)*(UB_wh(4)-LB_wh(4))/Ndiv;
UB_C(di) = LB_wh(4) + di*(UB_wh(4)-LB_wh(4))/Ndiv;
LB_r1(di) = LB_wh(5)+(di-1)*(UB_wh(5)-LB_wh(5))/Ndiv;
UB_r1(di) = LB_wh(5) + di*(UB_wh(5)-LB_wh(5))/Ndiv;
LB_r2(di) = LB_wh(6)+(di-1)*(UB_wh(6)-LB_wh(6))/Ndiv;
UB_r2(di) = LB_wh(6) + di*(UB_wh(6)-LB_wh(6))/Ndiv;
LB_rc(di) = LB_wh(7)+(di-1)*(UB_wh(7)-LB_wh(7))/Ndiv;
UB_rc(di) = LB_wh(7) + di*(UB_wh(7)-LB_wh(7))/Ndiv;
end
muhat_save = zeros(1,Ndiv^7);
sigmahat_save = zeros(1,Ndiv^7);
betahat_thd_save = zeros(Ndiv^7,21);
LBhat = zeros(Ndiv^7,7);
inds = 0;
for di_fsw = 1:Ndiv
for di_L1 = 1:Ndiv
for di_L2 = 1:Ndiv
for di_C = 1:Ndiv
for di_r1 = 1:Ndiv
for di_r2 = 1:Ndiv
for di_rc = 1:Ndiv
inds = inds + 1;
LBhat(inds,:) = [LB_fsw(di_fsw); ...
LB_L1(di_L1); LB_L2(di_L2);...
LB_C(di_C); LB_r1(di_r1);...
LB_r2(di_r2); LB_rc(di_rc)];
r2_all = [LB_r2(di_r2):...
(UB_r2(di_r2)-LB_r2(di_r2))/(Nvar-1)...
:UB_r2(di_r2)]*1e-6;
r2_all = normrnd(r2_all, r2_all/sigmaX);
r1_all = [LB_r1(di_r1):...
(UB_r1(di_r1)-LB_r1(di_r1))/(Nvar-1)...
:UB_r1(di_r1)]*1e-6;
r1_all = normrnd(r1_all, r1_all/sigmaX);
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C_all = [LB_C(di_C):...
(UB_C(di_C)-LB_C(di_C))/(Nvar-1)...
:UB_C(di_C)]*1e-6;
C_all = normrnd(C_all, C_all/sigmaX);
L2_all = [LB_L2(di_L2):...
(UB_L2(di_L2)-LB_L2(di_L2))/(Nvar-1)...
:UB_L2(di_L2)]*1e-6;
L2_all = normrnd(L2_all, L2_all/sigmaX);
L1_all = [LB_L1(di_L1):...
(UB_L1(di_L1)-LB_L1(di_L1))/(Nvar-1)...
:UB_L1(di_L1)]*1e-6;
L1_all = normrnd(L1_all, L1_all/sigmaX);
fsw_all = 60*[LB_fsw(di_fsw):...
(UB_fsw(di_fsw)-LB_fsw(di_fsw))...
/(Nvar-1):UB_fsw(di_fsw)];
fsw_all = normrnd(fsw_all, fsw_all/sigmaX);
rc_all = [LB_rc(di_rc):...
(UB_rc(di_rc)-LB_rc(di_rc))/...
(Nvar-1):UB_rc(di_rc)]*1e-6;
rc_all = normrnd(rc_all, rc_all/sigmaX);
[betahat_thd, muhat, sigmahat] = ...
reg_THD_2(fsw_all,L1_all,C_all,rc_all,...
r1_all, r2_all, L2_all, Rload,...
Lload, Vinv_fun,...
Vinv_har);
muhat_save(di) = muhat;
sigmahat_save(di) = sigmahat;
betahat_thd_save(inds,:) = betahat_thd;
% y_thd_save(inds,:) = y_thd;
end
end
end
end
end
end
end
[mu,sigma] =...
normfit([muhat_save-sigmahat_save,muhat_save+sigmahat_save])
heq = [];
h = mu - 1;
assignin(’base’,’mu’, mu);
end
A.1.3 Fitness function
% FITNESS function for
% Regression parameter optimization for VSI THD
% variables: [1/fsw, 1/L1, 1/L2, 1/C, (r1+r2+rc)]
% Yingying Kuai, 2012, UIUC
function [ss] = REGOPT_THD_fitness(Nvar_Ndiv_sigmaX)
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% Nvar Ndiv sigmaX
LBreal = [3 1 10];
UBreal = [8 6 90];
range = diag(UBreal-LBreal);
% convert normalized variables back
Nvar_Ndiv_sigmaX = Nvar_Ndiv_sigmaX*range + LBreal;
% round up to get integer
Nvar = round(Nvar_Ndiv_sigmaX(1));
Ndiv = round(Nvar_Ndiv_sigmaX(2));
sigmaX = round(Nvar_Ndiv_sigmaX(3));
ss = Nvar+Ndiv+sigmaX;
end
A.1.4 Regression function
% function for VSI THD regression
% Yingying Kuai, 2012, UIUC
function [betahat_thd, muhat, sigmahat] = reg_THD_2(fsw_all,L1_all,C_all,rc_all,...
r1_all, r2_all, L2_all,...
Rload, Lload, Vinv_fun,...
Vinv_har)
ind_save = 0;
ind_all =length(L1_all)*length(L2_all)*length(C_all)*length(fsw_all)...
*length(r1_all)*length(r2_all)*length(rc_all);
THD_all = zeros(ind_all,1);
vari_thd = zeros(ind_all, 20);
for o = 1:length(fsw_all)
for s = 1:length(L1_all)
for u = 1:length(L2_all)
for z = 1:length(C_all)
for h = 1:length(r1_all)
for q = 1:length(r2_all)
for r = 1:length(rc_all)
ind_save = ind_save+1;
% parameters
fsw = fsw_all(o);
L1 = L1_all(s);
L2 = L2_all(u);
C = C_all(z);
r1 = r1_all(h);
r2 = r2_all(q);
rc = rc_all(r);
w = 2*pi*fsw;
mf = fsw/60; % harmonic ratio
wf = 2*pi*60*[mf-2, mf+2, mf-4, mf+4, 2*mf-1, 2*mf+1, 2*mf-5,...
2*mf+5, 3*mf-2, 3*mf+2, 3*mf-4, 3*mf+4];
% solve for THD standalone
% transfer function
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a3_SA = L1*(L2+Lload)*C;
a2_SA = (L1*(rc+r2+Rload) + L2*(r1+r2) + Lload*(r1+rc))*C;
a1_SA = r1*(r2+rc+Rload) + r2*rc + rc*Rload + L1+L2+Lload;
a_SA = r1 + r2 + Rload;
b2_SA = rc*C*Lload;
b1_SA = rc*Rload*C+Lload;
b_SA = Rload;
% standalone
HV_SA = (b2_SA*(1i*wf).^2 + b1_SA*(1i*wf) + b_SA)...
./(a3_SA*(1i*wf).^3 + a2_SA*(1i*wf).^2 + a1_SA*(1i*wf) + a_SA);
abs_SA = abs(HV_SA);
% total THD
THD = sqrt(sum((Vinv_har.*abs_SA).^2)/Vinv_fun^2);
% save variables
THD_all(ind_save) = THD;
% build regression variables
Xscale = [1/fsw, 1/L1, 1/L2, 1/C, (r1+r2+rc), ...
(1/fsw)*[1/fsw, 1/L1, 1/L2, 1/C, (r1+r2+rc)],...
(1/L1)*[1/L1, 1/L2, 1/C, (r1+r2+rc)],...
(1/L2)*[1/L2, 1/C, (r1+r2+rc)],...
(1/C)*[1/C, (r1+r2+rc)],...
(r1+r2+rc)*[(r1+r2+rc)]];
vari_raw = [1e3, 1e-6, 1e-6, 1e-6, 1e3,...
(1e3)*[1e3, 1e-6, 1e-6, 1e-6, 1e3],...
(1e-6)*[1e-6, 1e-6, 1e-6, 1e3],...
(1e-6)*[1e-6, 1e-6, 1e3],...
(1e-6)*[1e-6, 1e3],...
1e3*1e3];
vari_thd(ind_save,:) = Xscale.*vari_raw;
end
end
end
end
end
end
end
%% Regression
y_thd = THD_all;
X_thd = [ones(length(vari_thd),1),vari_thd];
[betahat_thd,~,~,~,~] = regress(y_thd,X_thd,0.05);
y_thd_hat = X_thd*betahat_thd;
err = 100*(y_thd-y_thd_hat)./y_thd;
[muhat,sigmahat] = normfit(err);
end
A.2 VR Optimization Using Detailed Models and GA
A.2.1 Top level
% Multiphase VRM OPT using GA (Top level)
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% databases are outside of constraint and fitness functions
% ver8, with new capacitor database and
% number of caps as variable (ratings considered)
% inductor current ratings are considered:
% lower bound for number of phases (LB_n) calculated according to IL
% current rating set as constraint
% Yingying Kuai, UIUC, 2011
clear all
close all
clc
tic
%% Define database and parameters
specs = [... % Vin Vo Io deltaIo slewrate ESL
12 1 70 15 50 20e-12];
% set constraints
rippleVo_max = specs(2)*0.02; % maximum output ripple
deltaVo_max = 100e-3; % maximum overshoot/undershoot
eff_min = 0.70; % minimum efficiency
% MOSFET Database
M_org=[ %Rds[mO] Vgs[V] Qg[nC] Price[$] Ts[ns]
4.4 2.45 33 0.491 20
6 2.1 95 0.715 43
6.8 2.25 27 0.363 13.7
3.8 2 124 0.448 26.8
4.8 2.35 26 0.329 22.5
5.8 1 12 1.262 19
5.5 2.5 124 0.348 16.8
4.6 2.3 38 0.813 16 ]’;
% unit correction
M_data = [M_org(1,:)*1e-3; M_org(2,:); M_org(3,:)*1e-9;...
M_org(4,:); M_org(5,:)*1e-9];
% Database for capacitors: Vishay, OS-CON
C_org = [...% C[uF] ESR[mOhm] Ripple[mA] Price[$] Tolerance[+/-%]
22 70 1300 1.62 20
33 70 1370 1.52 20
47 60 1830 1.95 20
47 40 2450 2.89 20
68 36 2600 3.42 20
100 32 2350 2.89 20
100 30 2740 2.89 20
100 30 3210 3.29 20
150 30 2780 2.89 20
150 28 3260 3.29 20
220 27 3370 3.29 20
330 25 3500 4.07 20
470 20 6080 7.89 20
22 50 1580 2.89 20
47 36 2210 3.78 20
68 40 1850 2.89 20
68 34 2800 3.96 20
100 32 2890 5.23 20
120 24 3110 4.5 20
180 20 3410 4.72 20
180 20 4280 7.89 20
220 28 3100 4.63 20
270 18 4400 3.96 20
470 15 4510 3.78 20
560 14 4080 4.69 20
680 13 4840 3.78 20
820 12 5040 7.89 20 ]’;
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C_data = C_org;
% create parallel banks
for ncap = 1:10;
C_org_n = [ncap*C_org(1,:);... % C [uF]
C_org(2,:)/ncap;... % ESR [mOhm]
ncap*C_org(3,:);... % Irms
ncap*C_org(4,:);... % Price
C_org(5,:)]; % Tol [$]
C_data = [C_data C_org_n];
end
% unit correction
C_data(1,:) = C_data(1,:)*1e-6;
C_data(2,:) = C_data(2,:)*1e-3;
C_data(3,:) = C_data(3,:)*1e-3;
% Inductor database (First has to be largest!)
L_data = ...
[% L[nH] RL[mOhm] Price[$] Series K-factor Irms[A] Isat[A] Tolerance[+-%]
1000e-9 1.9e-3 2.71 1 0.14 22 24 20
220e-9 2.8e-3 2.06 2 0.6154 23 40 20
680e-9 4.5e-3 2.38 3 0.292 17.5 25 20
220e-9 0.32e-3 1.6 4 0.826 38 20 10
220e-9 0.25e-3 1.6 4 0.826 43 20 10
220e-9 0.46e-3 1.6 4 0.826 32 20 10
220e-9 0.5e-3 1.7 5 0.52 49 35 10
300e-9 0.29e-3 1.74 6 0.371 60 32 10
300e-9 0.48e-3 1.74 6 0.368 51 32 10
400e-9 0.47e-3 1.74 7 0.3633 42 25 10
510e-9 0.29e-3 1.74 7 0.3633 55 18 10 ]’;
% Inductor core loss tables
P1_table = ...
[0.0009 0.004 0.003 0.05 0.009
0.008 0.06 0.09 0.07 0.08
0.06 0.03 0.08 0.04 0.4
0.0004 0.0009 0.007 0.02 0.07
0.0005 0.0005 0.0006 0.05 0.04
0.0002 0.0007 0.006 0.02 0.06
0.078 0.006 0.009 0.05 0.05];
B1_table = ...
[300 400 300 700 200
400 700 700 500 400
1000 500 600 300 500
600 500 500 800 700
500 300 600 900 400
300 300 500 500 400
4000 900 800 1000 500];
P2_table = ...
[0.3 0.01 0.03 0.6 0.043
0.9 0.7 3 2 0.6
0.85 0.63 3 6 7.5
0.3 0.004 0.73 0.04 3
0.1 0.3 0.3 0.3 6
0.6 0.8 0.9 0.1 0.3
0.43 0.4 0.8 4 1];
B2_table = ...
[4000 600 800 2000 400
3000 2000 3000 2000 900
3000 2000 3000 3000 2000
8000 900 4000 3000 4000
4000 4000 3000 2000 4000
7000 5000 4000 1000 900
8000 5000 9000 7000 2000];
f_index = [100 200 300 500 1000]*1e3;
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% bandwidth and ripple increments
fbw_incr = 0.5e3;
ILpp_incr = 0.05;
% lower and upper bound: [ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts]
LBreal = [1e-3 100e-6 80e3 0.2e-3 0.1 3e-3 0.75 10e-9 12e-9 1];
UBreal = [15e-3 1500e-6 110e3 2.0e-3 0.9 7e-3 2.5 125e-9 45e-9 7];
%% GA
% set GA options
gaoptions = gaoptimset(@ga);
gaoptions = gaoptimset(gaoptions,...
’MutationFcn’, @mutationadaptfeasible,...
’CreationFcn’, @gacreationlinearfeasible,...
’CrossoverFcn’, @crossoverarithmetic_VRM,...
’TolCon’, 1e-6, ’TolFun’, 1e-6,...
’PopulationSize’, 200, ’Generations’, 200);%,...
%’PlotFcns’, @gaplotrange);
% lower and upper bound: normalized! [ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n]
LB = [0 0 0 0 0 0 0 0 0 0];
% LB = LBreal./UBreal;
UB = [1 1 1 1 1 1 1 1 1 1];
[var_opt,price] = GAnested_multi_ver8(LB, UB, M_data,C_data, L_data, fbw_incr, ILpp_incr,...
P1_table, B1_table, P2_table, B2_table, f_index,...
specs, rippleVo_max, deltaVo_max, eff_min,...
LBreal, UBreal, gaoptions);
%% post processing
ESR = variables_discrete(1)*1e3;
C = variables_discrete(2)*1e6;
BW = variables_discrete(3)*1e-3;
RL = variables_discrete(4)*1e3;
L = variables_discrete(5)*1e9;
ILpp = variables_discrete(6);
Rdson = variables_discrete(7)*1e3;
Vgs = variables_discrete(8);
Qg = variables_discrete(9)*1e9;
Ts = variables_discrete(10)*1e9;
n = variables_discrete(11);
eff = eff_min;
mcost = price;
case_flag = caseflag;
deltaVo = deltaVo_max*1e3;
A.2.2 Second level: fitness and constraint functions
% Multiphase VRM OPT using GA
% databases are outside of constraint and fitness functions
% ver8, with new capacitor database and
% inductor current ratings are considered:
% lower bound for number of phases (LB_n) calculated according to IL
% current rating set as constraint
% Yingying Kuai, UIUC, 2011
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function [var_opt,price] = GAnested_multi_ver8(LB, UB, M_data,C_data, L_data, fbw_incr, ILpp_incr,...
P1_table, B1_table, P2_table, B2_table, f_index,...
specs, rippleVo_max, deltaVo_max, eff_min,...
LBreal, UBreal, gaoptions)
[var_opt,price] = ga(@fitness_fun_multi_nested_ver8, 10, ...
[],[],[],[],LB,UB,...
@constraint_fun_multi_nested_ver8, gaoptions);
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
function [h, heq] = constraint_fun_multi_nested_ver8(ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n_opt)
range = diag(UBreal-LBreal);
% convert normalized variables back
ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n_opt*range + LBreal;
ESR_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(1);
C_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(2);
BW_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(3);
RL_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(4);
ILpp_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(5);
Rdson_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(6);
Vgs_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(7);
Qg_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(8);
Ts_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(9);
n_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(10);
n = round(n_opt); % round-up to get integer n
% Discretize fbw and ILpp% fbw_incr and ILpp_incr are increments
fbw = fbw_incr*round(BW_opt/fbw_incr);
ILpp = ILpp_incr*round(ILpp_opt/ILpp_incr);
% converter parameter
Vin = specs(1);
Vo = specs(2);
D = Vo/Vin;
Io = specs(3);
deltaIo = specs(4);
slewrate = specs(5); % output current slew rate: [A/us]
deltaTo = (deltaIo/slewrate)*1e-6;
fsw = fbw*5; % set switching freq to be five times the bandwidth
Tsw = 1/fsw;
ESL = specs(6); % ESL of Cout and circuit board trace, etc.
rippleIL = ILpp * Io;
IL_ac_rms = rippleIL/sqrt(3); % rms value for inductor current ripple
Vin_eqv = Vin/n;
fsw_eqv = fsw*n;
Tsw_eqv = 1/fsw_eqv;
rippleIL_eqv = rippleIL*(1-n*D)/(1-D);
% ========================================================================
% Adjust n to satisfy inductor current ratings
IL_pk = rippleIL/2 + Io;
IL_dc = Io;
ILrms_rated = max(L_data(6,:));
ILsat_rated = max(L_data(7,:));
if IL_dc > ILrms_rated
LB_n_rms = ceil(IL_dc/ILrms_rated);
end
if IL_pk > ILsat_rated
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LB_n_sat = ceil(IL_pk/ILsat_rated);
end
LB_n = max(LB_n_rms, LB_n_sat);
range_n = UBreal(10)-LB_n;
n_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n_opt(10)*range_n + LB_n;
n = round(n_opt);
% ========================================================================
% MOSFET
dis_M = ((Rdson_opt - M_data(1,:)).^2 + (Vgs_opt - M_data(2,:)).^2+...
(Qg_opt - M_data(3,:)).^2 + (Ts_opt - M_data(5,:)).^2).^0.5;
[val_M, ind_M] = min(dis_M); % find index of closest pair
Rdson = M_data(1,ind_M);
Vgs = M_data(2,ind_M);
Qg = M_data(3,ind_M);
Ts = M_data(5,ind_M);
% capacitor
% find subset with enough current rating
C_sub = C_data(:,(C_data(3,:) - IL_ac_rms)>=0);
if isempty(C_sub)
error(’Maximum capacitor current rating exceeded’)
else
dis_C = ((ESR_opt - C_sub(2,:)).^2 + (C_opt - C_sub(1,:)).^2).^0.5;
[val_C, ind_C] = min(dis_C); % find index of closest pair
end
C = C_sub(1,ind_C);
ESR = C_sub(2,ind_C);
% inductor
L_crit = Vo*(1-D)/(rippleIL * fsw); % critical inductance for CCM
L_sub = L_data(:,(L_data(1,:) - L_crit)>=0);
if isempty(L_sub)
L_sub = L_data;
ind_L = 1; % first inductor need to be largest
else
dis_L = ((RL_opt - L_sub(2,:)).^2 + (L_crit - L_sub(1,:)).^2).^0.5;
[val_L, ind_L] = min(dis_L);
end
L = L_sub(1,ind_L);
RL = L_sub(2,ind_L);
L_eqv = L/n;
% ========================================================================
ILrms_constraint = IL_dc - n*L_sub(6,ind_L) - IL_dc*1e-3;
ILsat_constraint = IL_pk - n*L_sub(7,ind_L) - IL_pk*1e-3;
% ========================================================================
% Voltage ripple constraint using equavilant single phase
rippleVo = ESR*rippleIL_eqv + 2*ESL*Vin_eqv/L_eqv + rippleIL_eqv/(8*fsw_eqv*C);
% Transient Response contraint
% turn-on together, no controller BW involved
D_down = 1-n*D; % for step down
D_up = (D*(1-n*D))/(n*(1-D)); % for step up
KL = rippleIL_eqv/deltaIo;
% First peak
Vp1_up = deltaIo*(ESL/deltaTo + ESR +(ESR+deltaTo/(2*C))*(1-deltaTo*fsw*n/D_up)*KL);
Vp1_down = deltaIo*(ESL/deltaTo + ESR +(ESR+deltaTo/(2*C))*(1-deltaTo*fsw*n/D_down)*KL);
case_flag = 1; % for saturation case
Vp2_up = deltaIo*((D_up/(C*fsw*n)-deltaTo/C+(ESR+ESR*C*fsw*n/D_up+D_up/(4*C*fsw*n))*KL...
+D_up/(C*fsw*n*KL))/2);
Vp2_down = deltaIo*((D_down/(C*fsw*n)-deltaTo/C+(ESR+ESR*C*fsw*n/D_down...
+D_down/(4*C*fsw*n))*KL+D_down/(C*fsw*n*KL))/2);
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% time when Vp2 appears, if <=0 then Vp2 does not exist
Textr_up = (1/KL+1/2)*D_up/(fsw*n) - ESR*C - deltaTo;
Textr_down = (1/KL+1/2)*D_down/(fsw*n) - ESR*C - deltaTo;
% Find the highest peak
if Textr_up > 0 && Textr_down > 0
Vpeak = max(abs([Vp1_down, Vp2_down, Vp1_up, Vp2_up]));
else
Vpeak = max(abs([Vp1_down, Vp1_up]));
end
% inductor core loss
f_diff = fsw - f_index;
series = L_sub(4,ind_L);
row_ind = series;
K_factor = L_sub(5,ind_L);
Bpp = K_factor*L*1e9*rippleIL;
if length(find(f_diff)) == 5
for ii = 1:4
if sign(f_diff(ii))*sign(f_diff(ii+1))<0
col_ind = [ii, ii+1];
end
end
else
col_ind = find(f_diff == 0);
end
P1 = P1_table(row_ind, col_ind);
B1 = B1_table(row_ind, col_ind);
P2 = P2_table(row_ind, col_ind);
B2 = B2_table(row_ind, col_ind);
if length(P1) == 1
slope = (P2-P1)/(B2-B1);
intercept = P1-slope*B2;
Ploss_core_single = exp(slope*log(Bpp)+intercept);
else
slope(1) = (P2(1)-P1(1))/(B2(1)-B1(1));
intercept(1) = P1(1)-slope(1)*B2(1);
slope(2) = (P2(2)-P1(2))/(B2(2)-B1(2));
intercept(2) = P1(2)-slope(2)*B2(2);
Phigh = exp(slope(1)*log(Bpp)+intercept(1));
Plow = exp(slope(2)*log(Bpp)+intercept(2));
flow = f_index(col_ind(1));
fhigh = f_index(col_ind(2));
Ploss_core_single = Plow + (fsw-flow)*(Phigh-Plow)/(fhigh-flow);
end
Ploss_core = Ploss_core_single*n;
% Power Loss constraints
% inductor conduction loss
Ploss_L = n*(Io/n + IL_ac_rms)^2 * RL;
% capacitor conduction loss
IL_ac_rms_eqv = rippleIL_eqv/sqrt(3);
Ploss_C = IL_ac_rms_eqv^2 * ESR;
% MOSFET conduction loss
Ploss_M = n * IL_ac_rms^2 * Rdson;
% Commutation loss
kcomm = 2; % commutation number
Ploss_sw = n*(fsw*Vo*(Io+rippleIL/2)*Ts)/kcomm;
Ploss_g = n*fsw*Qg*Vgs;
Pout = Vo*Io;
Ploss_oh = 0.04*Pout; % assume 4% overhead
% total loss and efficiency
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Ploss_total = Ploss_L +Ploss_core + Ploss_C + Ploss_M +...
Ploss_sw + Ploss_g + Ploss_oh;
eff = Pout/(Ploss_total+Pout);
% constraints
deltaVo_constraint = Vpeak - deltaVo_max -Vpeak*1e-6;
rippleVo_constraint = rippleVo - rippleVo_max - rippleVo*1e-6;
eff_constraint = eff_min - eff - eff_min*1e-6;
h = [deltaVo_constraint; rippleVo_constraint; eff_constraint; ...
ILrms_constraint; ILsat_constraint];
heq = [];
% transfer values to workspace
all_discrete = [ESR, C, fbw, RL, L, ILpp, Rdson, Vgs, Qg, Ts, n, slewrate];
assignin(’base’,’variables_discrete’, all_discrete);
assignin(’base’,’deltaVo_max’, deltaVo_max);
assignin(’base’,’eff_min’, eff_min);
assignin(’base’,’caseflag’, case_flag);
end
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
function [price] = fitness_fun_multi_nested_ver8(ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n_opt)
range = diag(UBreal-LBreal);
% convert normalized variables back
ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n_opt*range + LBreal;
ESR_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(1);
C_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(2);
BW_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(3);
RL_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(4);
ILpp_opt= ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(5);
Rdson_opt=ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(6);
Vgs_opt=ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(7);
Qg_opt=ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(8);
Ts_opt=ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(9);
n_opt = ESR_C_BW_RL_ILpp_Rdson_Vgs_Qg_Ts_n(10);
n = round(n_opt); % round-up to get integer n
% Discretize fbw and ILpp% fbw_incr and ILpp_incr are increments
fbw = fbw_incr*round(BW_opt/fbw_incr);
ILpp = ILpp_incr*round(ILpp_opt/ILpp_incr);
% converter parameter
Vin = specs(1);
Vo = specs(2);
D = Vo/Vin;
Io = specs(3);
fsw = fbw*5; % set switching freq to be five times the bandwidth
rippleIL = ILpp * Io;
IL_ac_rms = rippleIL/sqrt(3); % rms value for inductor current ripple
% MOSFET pricing
dis_M = ((Rdson_opt - M_data(1,:)).^2 + (Vgs_opt - M_data(2,:)).^2+...
(Qg_opt - M_data(3,:)).^2 + (Ts_opt - M_data(5,:)).^2).^0.5;
[val_M, ind_M] = min(dis_M); % find index of closest pair
price_M = n*M_data(4,ind_M);
price_M_max = sum(M_data(4,:));
% capacitor pricing
% find subset with enough current rating
C_sub = C_data(:,(C_data(3,:) - IL_ac_rms)>=0);
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if isempty(C_sub)
error(’Maximum capacitor current rating exceeded’)
else
dis_C = ((ESR_opt - C_sub(2,:)).^2 + (C_opt - C_sub(1,:)).^2).^0.5;
[val_C, ind_C] = min(dis_C); % find index of closest pair
end
price_C = C_sub(3,ind_C);
price_C_max = sum(C_sub(3,:));
% inductor pricing ...
L_crit = Vo*(1-D)/(rippleIL * fsw); % critical inductance for CCM
L_sub = L_data(:,(L_data(1,:)-L_crit)>=0);
if isempty(L_sub)
L_sub = L_data;
ind_L = 1; % first inductor need to be largest
else
dis_L = ((RL_opt - L_sub(2,:)).^2 + (L_crit - L_sub(1,:)).^2).^0.5;
[val_L, ind_L] = min(dis_L);
end
price_L = n*L_sub(3,ind_L);
price_L_max = sum(L_sub(3,:));
price = price_C + price_M*2 + price_L;
% can choose to normalize price
% price = (price_C + price_M*2 + price_L)/(price_M_max + price_C_max + price_L_max);
disp(’Iterating ...bling...bling......’);
end
end
A.2.3 Output voltage solver
function [Vo,fval,exit_flag] = ...
solveVO_multi(D, L, fsw, ESR, Io, RL, Rdson, Ton, kcomm, series,...
K_factor, P1_table, B1_table, P2_table, B2_table, Vi,...
f_index, Qg, Vgs, n, Vo_ideal)
% solve Vout for multi-phase VRM
[Vo,fval,exit_flag] = fzero(@eqnVO, Vo_ideal);
function y = eqnVO(Vo)
% ILpp for each phase
ILpp = (Vo*(1-D)/(L*fsw));
% Equivalent ILpp
ILpp_eqv = ILpp*(1-n*D)/(1-D);
%% calculate power loss
% Conduction loss
Ploss_RC = (ILpp_eqv/sqrt(3))^2 * ESR;
Ploss_RL = n*(Io/n+ILpp/sqrt(3))^2 * RL;
Ploss_Rdson = n*(Io/n+ILpp/sqrt(3))^2 * Rdson;
% Commutation loss
Ploss_sw = n*(fsw*Vo*(Io/n+ILpp/2)*Ton)/kcomm;
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Ploss_g = n*fsw*Qg*Vgs;
% inductor core loss
f_diff = fsw - f_index;
row_ind = series;
Bpp = K_factor*L*1e9*ILpp;
if length(find(f_diff)) == 5
for ii = 1:4
if sign(f_diff(ii))*sign(f_diff(ii+1))<0
col_ind = [ii, ii+1];
end
end
else
col_ind = find(f_diff == 0);
end
P1 = P1_table(row_ind, col_ind);
B1 = B1_table(row_ind, col_ind);
P2 = P2_table(row_ind, col_ind);
B2 = B2_table(row_ind, col_ind);
if length(P1) == 1
slope = (log(P2)-log(P1))/(log(B2)-log(B1));
intercept = log(P1)-slope*log(B1);
Ploss_core = exp(slope*log(Bpp)+intercept);
else
slope(1) = (log(P2(1))-log(P1(1)))/(log(B2(1))-log(B1(1)));
intercept(1) = log(P1(1))-slope(1)*log(B1(1));
slope(2) = (log(P2(2))-log(P1(2)))/(log(B2(2))-log(B1(2)));
intercept(2) = log(P1(2))-slope(2)*log(B1(2));
Phigh = exp(slope(1)*log(Bpp)+intercept(1));
Plow = exp(slope(2)*log(Bpp)+intercept(2));
flow = f_index(col_ind(1));
fhigh = f_index(col_ind(2));
Ploss_core = Plow + (fsw-flow)*(Phigh-Plow)/(fhigh-flow);
end
Ploss_total = Ploss_RC + Ploss_sw + Ploss_g + ...
Ploss_RL + Ploss_Rdson + n*Ploss_core;
y = D*Vi*Io - Ploss_total - Vo*Io;
end
end
A.3 VR Optimization Using Simplified Models
% VR optimization using given database and simplified models
% Yingying Kuai, 2012, UIUC
clear all
close all
% clc
%% load regression results (simplified models)
load Reg_VR_All.mat
tic
%% Define databases
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% MOSFET Database
M_org=[ %Rds[mO] Vgs[V] Qg[nC] Price[$] Ts[ns]
4.4 2.45 33 0.491 20
6 2.1 95 0.715 43
6.8 2.25 27 0.363 13.7
3.8 2 124 0.448 26.8
4.8 2.35 26 0.329 22.5
5.8 1 12 1.262 19
5.5 2.5 124 0.348 16.8
4.6 2.3 38 0.813 16 ]’;
% unit correction
M_data = [M_org(1,:)*1e-3; M_org(2,:); M_org(3,:)*1e-9;...
M_org(4,:); M_org(5,:)*1e-9];
len_M = length(M_data(4,:));
% Database for capacitors: Vishay, OS-CON
C_org = [...% C[uF] ESR[mOhm] Ripple[mA] Price[$] Tolerance[+/-%]
% 22 70 1300 1.62 20
% 33 70 1370 1.52 20
% 47 60 1830 1.95 20
% 47 40 2450 2.89 20
% 68 36 2600 3.42 20
% 100 32 2350 2.89 20
% 100 30 2740 2.89 20
% 100 30 3210 3.29 20
% 150 30 2780 2.89 20
% 150 28 3260 3.29 20
% 220 27 3370 3.29 20
% 330 25 3500 4.07 20
%]’;
% 22 50 1580 2.89 20
% 47 36 2210 3.78 20
% 68 40 1850 2.89 20
% 68 34 2800 3.96 20
100 32 2890 5.23 20
120 24 3110 4.5 20
180 20 3410 4.72 20
180 20 4280 7.89 20
220 28 3100 4.63 20
270 18 4400 3.96 20
770 20 6080 6.89 20
670 21 4510 3.78 20
960 14 4080 8.69 20
680 13 4840 3.78 20
820 12 5040 7.89 20 ]’;
C_data = C_org;
% create parallel banks
for ncap = 1:2
C_org_n = [ncap*C_org(1,:);... % C [uF]
C_org(2,:)/ncap;... % ESR [mOhm]
ncap*C_org(3,:);... % Irms
ncap*C_org(4,:);... % Price
C_org(5,:)]; % Tol [$]
C_data = [C_data C_org_n];
end
% unit correction
C_data(1,:) = C_data(1,:)*1e-6;
C_data(2,:) = C_data(2,:)*1e-3;
C_data(3,:) = C_data(3,:)*1e-3;
len_C = length(C_data(4,:));
% Inductor database (First has to be largest!)
L_data = ...
[% L[nH] RL[mOhm] Price[$] Series K-factor Irms[A] Isat[A] Tolerance[+-%]
1000e-9 1.9e-3 2.71 1 0.14 22 24 20
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720e-9 2.8e-3 2.62 2 0.6154 23 40 20
680e-9 4.5e-3 2.38 3 0.292 17.5 25 20 %]’;
680e-9 1.8e-3 3.24 6 0.371 60 32 10
410e-9 0.38e-3 1.84 6 0.368 51 32 10
450e-9 0.47e-3 1.74 7 0.3633 42 25 10
510e-9 0.29e-3 1.74 7 0.3633 55 18 10 ]’;
% 220e-9 0.32e-3 1.6 4 0.826 38 20 10
% 220e-9 0.25e-3 1.6 4 0.826 43 20 10
% 220e-9 0.46e-3 1.6 4 0.826 32 20 10
% 220e-9 0.5e-3 1.7 5 0.52 49 35 10
len_L = length(L_data(3,:));
% switching frequency
fsw = [300:100:900]*1e3;
len_fsw = length(fsw);
ILpp = 0.1:0.1:0.9;
len_ILpp = length(ILpp);
%%
inds = 0;
len_total = len_L*len_C*len_M*len_fsw*len_ILpp;
Xpoll = zeros(len_total, 6);
Ypoll = zeros(len_total, 5);
for fsw = 1:len_fsw
for ILpp = 1:len_ILpp
for L_ind = 1:len_L
for C_ind = 1:len_C
for M_ind = 1:len_M
inds = inds+1;
L = L_data(1, L_ind);
RL = L_data(2, L_ind);
C = C_data(1, C_ind);
ESR = C_data(2, C_ind);
Rdson = M_data(1, M_ind);
Vgs = M_data(2, M_ind);
Qg = M_data(3, M_ind);
Ton = M_data(5, M_ind);
Rtotal = ESR + RL + Rdson;
%% find cost
cost_total = L_data(3,L_ind) + C_data(4,C_ind) +...
M_data(4,M_ind);
%% Regulation (need to load: LBhat_regu, betahat_regu_save,
vari_raw_regu = [1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg, ...
(1/L)*[1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(1/C)*[1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(Rdson+RL+ESR)*[(Rdson+RL+ESR), Ton, Vgs*Qg],...
Ton*[Ton, Vgs*Qg],...
Vgs*Qg*[Vgs*Qg]];
Xscale_regu = [1e-7, 1e-4, 1e3, 1e9, 1e9, ...
(1e-7)*[1e-7, 1e-4, 1e3, 1e9, 1e9],...
(1e-4)*[1e-4, 1e3, 1e9, 1e9],...
1e3*[1e3, 1e9, 1e9],...
1e9*[1e9, 1e9],...
1e9*[1e9]];
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vari_regu = Xscale_regu.*vari_raw_regu;
vari_LB_regu = [1e9 1e6 1e3 1e9 1e9].*[L C Rtotal Ton Qg*Vgs];
% find corresponding betahat
for i = 1:length(LBhat_regu)
test = vari_LB_regu - LBhat_regu(i,:);
test2 = max(size(find(test>0)));
if test2 == 5 % this number is the number of variables
index_regu = i;
end
end
betahat_regu = betahat_regu_save(index_regu,:);
X_regu = [1,vari_regu];
regu = (X_regu*betahat_regu’)/10; % ratio, NOT a percentage!
regu = normrnd(regu,regu/100);
%% Voltage ripple (need to load: LBhat_regu, betahat_regu_save,
vari_raw_ripple = [1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg, ...
(1/L)*[1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(1/C)*[1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(Rdson+RL+ESR)*[(Rdson+RL+ESR), Ton, Vgs*Qg],...
Ton*[Ton, Vgs*Qg],...
Vgs*Qg*[Vgs*Qg]];
Xscale_ripple = [1e-7, 1e-4, 1e3, 1e9, 1e9, ...
(1e-7)*[1e-7, 1e-4, 1e3, 1e9, 1e9],...
(1e-4)*[1e-4, 1e3, 1e9, 1e9],...
1e3*[1e3, 1e9, 1e9],...
1e9*[1e9, 1e9],...
1e9*[1e9]];
vari_ripple = Xscale_ripple.*vari_raw_ripple;
vari_LB_ripple = [1e9 1e6 1e3 1e9 1e9].*[L C Rtotal Ton Qg*Vgs];
% no need to find corresponding betahat since Ndiv = 1
betahat_ripple = betahat_ripple_save;
X_ripple = [1,vari_ripple];
ripple = X_ripple*betahat_ripple’; % ratio, NOT a percentage!
ripple = normrnd(ripple, ripple/100);
%% transient response
% Vp1up (need to load: LBhat_regu, betahat_regu_save,
vari_raw_vp1up = [1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg, ...
(1/L)*[1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(1/C)*[1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(Rdson+RL+ESR)*[(Rdson+RL+ESR), Ton, Vgs*Qg],...
Ton*[Ton, Vgs*Qg],...
Vgs*Qg*[Vgs*Qg]];
Xscale_vp1up = [1e-7, 1e-4, 1e3, 1e9, 1e9, ...
(1e-7)*[1e-7, 1e-4, 1e3, 1e9, 1e9],...
(1e-4)*[1e-4, 1e3, 1e9, 1e9],...
1e3*[1e3, 1e9, 1e9],...
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1e9*[1e9, 1e9],...
1e9*[1e9]];
vari_vp1up = Xscale_vp1up.*vari_raw_vp1up;
vari_LB_vp1up = [1e9 1e6 1e3 1e9 1e9].*[L C Rtotal Ton Qg*Vgs];
% find corresponding betahat
for i = 1:length(LBhat_vp1up)
test = vari_LB_vp1up - LBhat_vp1up(i,:);
test2 = max(size(find(test>0)));
if test2 == 5 % this number is the number of variables
index_vp1up = i;
end
end
betahat_vp1up = betahat_vp1up_save(index_vp1up,:);
X_vp1up = [1,vari_vp1up];
y_vp1up_hat = X_vp1up*betahat_vp1up’; % ratio, NOT a percentage!
% Vp1down (need to load: LBhat_regu, betahat_regu_save,
vari_raw_vp1down = [1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg, ...
(1/L)*[1/L, 1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(1/C)*[1/C, (Rdson+RL+ESR), Ton, Vgs*Qg],...
(Rdson+RL+ESR)*[(Rdson+RL+ESR), Ton, Vgs*Qg],...
Ton*[Ton, Vgs*Qg],...
Vgs*Qg*[Vgs*Qg]];
Xscale_vp1down = [1e-7, 1e-4, 1e3, 1e9, 1e9, ...
(1e-7)*[1e-7, 1e-4, 1e3, 1e9, 1e9],...
(1e-4)*[1e-4, 1e3, 1e9, 1e9],...
1e3*[1e3, 1e9, 1e9],...
1e9*[1e9, 1e9],...
1e9*[1e9]];
vari_vp1down = Xscale_vp1down.*vari_raw_vp1down;
vari_LB_vp1down = [1e9 1e6 1e3 1e9 1e9].*[L C Rtotal Ton Qg*Vgs];
% find corresponding betahat
for i = 1:length(LBhat_vp1down)
test = vari_LB_vp1down - LBhat_vp1down(i,:);
test2 = max(size(find(test>0)));
if test2 == 5 % this number is the number of variables
index_vp1down = i;
end
end
betahat_vp1down = betahat_vp1down_save(index_vp1down,:);
X_vp1down = [1,vari_vp1down];
y_vp1down_hat = X_vp1down*betahat_vp1down’; % ratio, NOT a percentage!
% maximum transient peak
Vpk = max(y_vp1up_hat, y_vp1down_hat);
Vpk = normrnd(Vpk, Vpk/100);
%% save information
Xpoll(inds,:) = [inds, L, C, Rtotal, Ton, Qg*Vgs];
Ypoll(inds,:) = [inds, cost_total, regu, ripple, Vpk];
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end
end
end
end
end
%% set constraints
regu_max = 0.06;
ripple_max = 0.02;
Vpk_max = 0.5;
% find distance to constraint
[row, col]= size(Ypoll);
const = zeros(row, col);
const(:,3) = regu_max*ones(row,1);
const(:,4) = ripple_max*ones(row,1);
const(:,5) = Vpk_max*ones(row,1);
Ypoll_d = const - Ypoll; % >0 is pass
% find all feasible
Ypass1 = Ypoll.*(Ypoll_d > 0);
Ypass2 = Ypass1(:,3).*Ypass1(:,4).*Ypass1(:,5);
Ypass3 = find(Ypass2);
Ypoll_pass = Ypoll(Ypass3,:);
[row_pass, col_pass]= size(Ypoll_pass);
const_pass = zeros(row_pass, col_pass);
const_pass(:,3) = regu_max*ones(row_pass,1);
const_pass(:,4) = ripple_max*ones(row_pass,1);
const_pass(:,5) = Vpk_max*ones(row_pass,1);
Ypoll_pass_d = 100*(const_pass - Ypoll_pass)./const_pass; % distance to spec
Ydist = min(Ypoll_pass_d(:, 3:5),[],2); % minimum distance to spec
% %%
% figure
%
% plot(-Ydist, Ypoll_pass(:,2),’s’)
%
% xlabel(’Risk of exceeding constraint [%]’)
% ylabel(’Total cost [$]’)
%%
totalsize = len_total
reducedsize = length(Ypoll_pass)
%% further filtering
indP = find(Ypoll_pass(:,2)<8);
indE = find(Ydist>0.35);
indBOTH = bsxfun(@eq, indP’, indE);
[ro, co] = find(indBOTH);
tot = indP(co);
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time = toc
%% NOTES: regression range
% %[L C Rtotal Ton QgVgs fsw]
% LB_wh = [400 600 8 12 30 300];
% UB_wh = [1000 1000 33 42 100 1000];
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